Low Voltage CMOS logic

DATA HANDBOOK

**Philips Semiconductors** 



**PHILIPS** 

9

B 0 0 K

Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustration purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## LIFE SUPPORT APPLICATIONS

Philips Semiconductors' products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors product can reasonably be expected to result in a personal injury. Philips Semiconductors customers using or selling Philips Semiconductors Products for use in such applications do at their own risk and agree to fully indemnity Philips Semiconductors for any damages resulting from such improper use or sale.

# LOW VOLTAGE CMOS LOGIC FAMILIES; HLL AND LV-HCMOS

Preface	
Introduction	
Numerical index	
Ordering information	
Family Specifications  HLL family characteristics	
Definition of symbols	
Quality  Quality at Philips Semiconductors  Rating systems  Handling MOS devices	
Definition of Data Sheet Status	
Survey of pinouts  HLL family	
Device data	
Package information Outlines Soldering	

## **Preface**

Philips Semiconductors would like to thank you for your interest in our new low voltage CMOS logic families. The families HLL (High speed Low power Low voltage) and LV-HCMOS (Low Voltage High Speed CMOS) are optimized for applications working at 3.3 V, the standard supply voltage for may new digital systems. In addition they are guaranteed for operation at voltages as low as 1.2 V making them an ideal choice for many portable applications.

A detailed introduction to both new families can be found on page 3.

In addition to HLL and LV-HCMOS Philips Semiconductors offers the industry's most advanced line of logic products which, apart from a number of well established ranges of bipolar and CMOS families, include ABT (Advanced BiCMOS), MULTIBYTETM and Futurebus+.

Philips Semiconductors shows a continuous innovation, bringing new product lines which are needed for novel designs. Information regarding these and other families can be obtained from your nearest Philips Semiconductors' representative or authorized distributor.

Philips Semiconductors Logic ICs

## Fast, low-power HLL & LV-HCMOS logic families

The heavy load imposed on electronic data processing (EDP) equipment by the ever-increasing complexity of modern software has led to the recent entry into the market of desktop computers and other EDP equipment using fast '386, '486, '586, 680x0 and RISC processors. This, in turn, has caused a demand for very fast low-power portable EDP equipment such as laptop computers, mobile radios, hand-held video games, telecom equipment and instrumentation.

To satisfy equipment manufacturers' component needs for this faster and/or lower power type of equipment, many new 3.3 V ICs such as the microprocessors mentioned above, static and dynamic memory, ASICs, disk controllers and flatpanel LCD controllers are now appearing on the market. This has added considerable momentum to the demand for fast, low-voltage 'glue logic' ICs to complete the chip-sets for fast, low-voltage EDP applications.

Philips has responded to this demand by developing the two

new low-voltage CMOS logic families which are specified in this data handbook, to complement our existing range of logic ICs.

The new families are:

- HLL (High speed Low-power Low-voltage) logic
- LV-HCMOS (Low-Voltage High-speed CMOS) logic. Both families have the wide supply voltage range (1.2 V to 3.6 V) and very low power consumption to make them an ideal choice for battery or mains-powered EDP applications where high speed and low power consumption are prime considerations.

### REDUCING THE SUPPLY VOLTAGE FOR CMOS LOGIC WITHOUT LOSING SPEED

As shown in Fig.1, the power consumption of CMOS logic ICs diminishes approximately with the square of the supply voltage reduction. An obvious method of minimizing the power consumption of these circuits is therefore to reduce the conventional nominal supply voltage of 5 V to 3.3 V. Figure 1 shows that this reduction of supply voltage reduces the

power consumption by about 65% and is accompanied by a speed reduction of only 20%. The immediate advantages gained simply by moving from 5 V to 3.3 V operation are therefore that the speed/power ratio for CMOS logic ICs is more than doubled, and it becomes possible to power them from a 1 or 2-cell battery in portable equipment.


The reduction of maximum speed resulting from the supply voltage reduction can be restored, and even increased, by using finer geometry and sub-micron CMOS technology which is tailored for low-power and low-voltage applications.

#### THE NEW HLL AND LV-HCMOS LOGIC FAMILIES FROM PHILIPS

We have used both supply voltage reduction and speed enhancement techniques for our new HLL and LV-HCMOS families of logic ICs.

Features common to both families

 Wide supply voltage range of 1.2 V to 3.6 V allows operation from a regulated mains-derived



supply or an unregulated battery supply

- In accordance with the JEDEC LV standard (8.1) of 3.3 V ±0.3 V for ICs powered from a regulated supply
- Fabricated in CMOS for intrinsic low power consumption - only a few nanoamps of supply current flow in the static state
- Push-pull outputs that swing from rail to rail - the reduced voltage swing with a low-voltage supply reduces power consumption dramatically and also improves EMC and EMI; particularly important for portable RF equipment
- Minimal over-shoot and under-shoot noise
- · Latch-up free operation
- · Excellent ESD protection
- · Low ground-bounce
- Improved system reliability due to lower power dissipation and minimized gate oxide thermal breakdown voltage
- · Symmetrical waveforms
- Lowered power consumption allows:
  - smaller and lighter batteries
  - ✓ longer periods between battery charges
  - increased PCB packing density
  - ✓ reduced power supply costs

#### Features of the HLL family

HLL is an entirely newly designed logic family from Philips. It comprises extremely fast lowpower logic ICs designed from scratch and fabricated in a submicron CMOS process with twolevel metal and epitaxial substrates. HLL ICs with a 3.3 V ±0.3 V supply operate at twice the speed of FAST bipolar logic and, because they are CMOS ICs, they consume only a small fraction of the power. The family functions are mainly tailored for very high speed operation in the data-intensive bus interface area of mains-powered EDP equipment with a regulated 3.3 V supply.

However, since they also function, at reduced speed (see Fig.2), with supply voltages down to as little as 1.2 V, HLL ICs can also be used in battery powered equipment.

Specific features of the HLL family are:

- Supply voltage 3.3 V ±0.3 V for maximum speed applications in equipment with regulated power supplies; 1.2 V to 3.6 V for battery powered equipment
- High dynamic output drive allows transition times to be much shorter than the propagation delay
- Sub-micron technology allows typical propagation delay of 2.5 ns with a 3.3 V supply twice the speed of FAST with a 5 V supply
- Low-inductance, multiple centre power and ground pins for minimum noise and groundbounce
- With a 3.3 V ±0.3 V supply, inputs and outputs interface directly with TTL levels
- Output edge-rate control circuitry for significantly less noise generation
- Reverse-biased diode (to ground only) at each input to limit line reflections
- The input voltage can exceed the supply voltage (up to 5.5 V), so HLL can be used for 5 V to 3 V and 3 V to 5 V level shifting in mixed 3 V/5 V systems
- SO and SSOP packages for surface mounting

# Features of the LV-HCMOS family

This low-voltage CMOS logic family is based on Philips' well-known HCMOS (HC) range and uses the same well-proven fabrication process with only slight modifications. It operates from a typical supply voltage of 3.3 V but can be used within the supply voltage range 1.2 V to 3.6 V. With a 3.3 V supply, the speed and performance is the same as HCMOS with a 5 V supply, so there are absolutely no disadvantages when replacing 5 V




Fig.2 Normalized derating curve for typical propagation delay (t<sub>p</sub>).

#### CMOS logic with LV-HCMOS.

To obtain the speed and output drive of HCMOS at the lower supply voltage, the channel length for LV-HCMOS is reduced to 2  $\mu$ m, the gate oxide is thinner and the threshold voltages are lowered. Functions are a sub-set of the HCMOS family functions. Specific features of the LV-HCMOS family are:

- Process tuned for low-power applications with supply voltages between 1.2 V and 3.6 V
- Output drive at V<sub>CC</sub> = 2 V is 4 mA (6 mA for driver outputs)
- Speed at 3 V is virtually the same as that of HCMOS at 5 V
- Faster than HCMOS at lower supply voltages
- Requires minimal qualification by the user because it is produced in our established HCMOS wafer fab. with a process that varies little from the standard HCMOS process
- Pin- and function-compatible with HCMOS ICs
- Identical high quality standards as for all Philips' HCMOS ICs.
- SO and SSOP packages for surface mounting

# SUPPLY VOLTAGE CONSIDERATIONS

There are three main reasons for reducing the supply voltage of logic ICs:

- To allow them to be used in portable battery powered equipment
- To reduce power consumption

(dissipation) so that the size and weight of equipment can be reduced and portable equipment can function for longer periods without re-charging the battery

 To meet demands for faster, high-performance operation, ICs must be fabricated with finer process geometry which requires a lower supply voltage.
 Other benefits of a low supply voltage include lower noise levels, reduced EMI, and improved reliability due to reduced stresses on the ICs.

There is not vet a well-defined industry standard for low-voltage operation, but a level of 3.3 V ±0.3 V seems to be common for equipment with a regulated supply and is also proposed by JEDEC. For battery operation, the requirements are more stringent because the supply voltage variation is greater. For example, at the end of their operating life, a pair of Alkaline or Carbon Zinc batteries can only supply about 1.8 V, and a single NiCd cell provides only 1.2 V just before it needs re-charging. The wide supply voltage range and output drive levels of HLL and LV-HCMOS ICs allows them to be powered from any of these sources.

#### POSITIONING OF HLL AND LV-HCMOS WITH RESPECT TO OTHER LOGIC FAMILIES

Figures 3, 4 and 5 are included here for clarification purposes only.

Figure 3 shows speed as a function of supply voltage for Philips CMOS logic IC families. Figure 4 shows the speed of most advanced logic families compared to the speed of FAST logic ICs.

Figure 5 shows power consumption as a function of speed for an octal transceiver from various logic families. Each output of the IC is loaded with 50 pF and the eight transceivers in the device are each driven by one bit of an 8-bit binary code that counts from 00000000 to 11111111. The transceiver driven by the least-significant bit is therefore running at the highest frequency, and the transceiver driven with the most-significant bit is running at a frequency 2<sup>7</sup> times lower.

#### The HLL family

Figure 3 shows that the extreme speed of HLL makes it a clear extension to Philips' range, complementing our other logic families. Users needing low power consumption or with data-intensive applications can derive full benefit from HLL.

Figure 4 indicates that the speed

of HLL is exceptional when compared to other logic families. As is common practice, the speeds in Fig.4 are referenced to FAST logic. By attempting to emulate, or even improve on FAST logic speed, many new logic families appearing on the market put signal integrity at stake. This is why Philips believes that the proven low-impedance multiple centre power supply pinning used for HLL will become an industry standard for very fast logic. The background for this is the effect of groundbounce. Groundbounce not only affects signal integrity, it also affects the propagation delays when all outputs are switching. It is simply impossible to make CMOS devices with corner pin which combine the extreme speeds as provided by HLL during simultaneous switching. In addition centre-pin devices provide low skew and improved EMC.

As expected for CMOS products with their intrinsic low static power consumption, Fig.5 shows that, in the idle state and at low frequencies, HLL ICs consume negligible power. In the idle state, power consumption is only 0.25 mW, and at 1 MHz it is a mere 0.9 mW. This makes HLL very attractive for applications where short propagation delays are essential and low dissipation is required. With a 3 V supply at 100 MHz, power consumption for





Fig.3 Guaranteed speed as a function of supply voltage for Philips logic ICs. The speed range per logic family is due to the different functions within the families.






Fig.5 Power consumption of an octal transceiver ('245) as a function of frequency for various logic families.

HLL is between 60% and 80% less than for other advanced 5 V logic families.

## The LV-HCMOS family

From Fig.3 and Fig.4, it can be seen that, with a 3.3 V supply, LV-HCMOS offers the same familiar speeds of HC HCMOS ICs with a 5 V supply. This allows 3.3 V ±0.3 V systems to be designed with the same speed and performance as 5 V ±10% systems using HCMOS HC ICs. The tremendous advantage of using

LV-HCMOS, considerably lower power consumption, is clearly shown in Fig.5. With a 3 V supply at 30 MHz, an LV-HCMOS octal transceiver consumes 70% less power than a similar advanced CMOS device. At lower supply voltages, the power savings are even greater.

# INTERFACING IN MIXED 3 V / 5 V SYSTEMS

CMOS ICs like HLL and LV-CMOS have considerable benefits with respect to noise margins because,

unlike with bipolar ICs, there is hardly any voltage drop across the output devices. This means that the outputs swing virtually between the power supply rails, thereby allowing direct interfacing with TTL switching levels.

When interfacing HLL or LV-HCMOS outputs with standard TTL-compatible level logic inputs, the outputs of HLL and LV-HCMOS are adequate to directly drive the 5 V logic. When driving CMOS level devices (such as AC or HC) the output voltage of

HLL and LV-HCMOS is insufficient to ensure reliable operation. This problem can be easily resolved by using TTL-compatible HCMOS ICs (ACT or HCT) at the interface.

Since HLL inputs can withstand higher levels than the supply voltage, they can be directly connected to 5 V CMOS logic outputs.

LV-HCMOS devices have a

protection diode between the input and V<sub>CC</sub>. This implies that the maximum input voltage is limited to  $V_{CC} + 0.5 V$ . When LV-HCMOS is driven by 5 V outputs having a TTL (totem-pole) compatible output voltage swing of about 3 V, direct drive is possible. However, when full 5 V output voltage swing devices are used, such as CMOS ASICs or CMOS logic, problems may occur. In such case a simple resistor-diode network or the use of open drain devices can provide a solution (see Fig. 6). Alternatively, HLL ICs can be used as 5 V/3 V level converters for connecting 5 V CMOS logic outputs to LV-HCMOS inputs.

# PHILIPS FOR ADVANCED LOGIC ICs

Our two new low-voltage CMOS logic families LV-HCMOS and HLL are only a small part of Philips' total portfolio which includes a wide range of advanced bipolar, CMOS and QUBIC (BiCMOS) logic ICs.

Continuity of supply from Philips is assured, thanks to our own global manufacturing/distribution organization, and to our alternate sourcing agreements for many products.

Philips' wafer fabrication plants and IC assembly factories are located close to market centres throughout the world. The continual extension of these facilities clearly demonstrates that Philips operates on a global scale, and is

committed to growth in virtually all countries. Ship-to-stock arrangements and Self-Qual programmes (which provide information about qualification activities for new/changed products/processes) are just two of the special customer services we can offer. Naturally, we also offer design-in support and technical assistance. Since Philips' technical expertise embraces a broad spectrum of application areas, we can offer you invaluable help with your product designs. Maintaining a close and open relationship with our customers helps us to optimize our design-ins.

# QUALITY AND RELIABILITY OF PHILIPS' PRODUCTS


All Philips' products are of a high quality, constantly enhanced by a system of continuous quality improvement. We start to achieve our high level of quality during development of new devices by including staff from our Quality Department in the development teams. Testing includes life testing (including HAST) and thermal shock. We use sound methods of

managing product reliability improvement to ensure that our products continue to perform to their specifications. Up-to-date quality reports are available to customers.

Over the years, Philips has proved itself to be a reliable supplier and our commitment to quality has been underlined by the many awards received in honour of outstanding achievements in this field. These awards include:

- The ISO 9001 qualification
- Qualified supplier to Hewlett Packard, Bosch, Canon, Chrysler, Delco, IBM cat. I & II and others
- The Ford Q1 award with consistently high scores
- The Bull Quality Award 1991
- Siemens' 'Best IC supplier' of 1989
- · Unisys Oscar 1990.

More specific information about Philips' Quality Programme can be found in the chapter on Quality on page 17.



# **Numerical index**

74HLL	family
-------	--------

74HL33240	Octal buffer/line driver; 3-state; inverting	32
74HL33241	Octal buffer/line driver; 3-state	36
74HL33244	Octal buffer/line driver; 3-state	40
74HL33245	Octal transceiver with directionpin; 3-state	44
74HL33373	Octal D-type transparent latch; 3-state	48
74HL33374	Octal D-type flip-flop; positive edge-trigger; 3-state	52
74HL33533	Octal D-type transparent latch; 3-state; inverting	56
74HL33534	Octal D-type flip-flop; positive edge-trigger; 3-state; inverting	60
74HL33620	Octal transceiver with dual enable; 3-state; inverting	64
74HL33623	Octal transceiver with dual enable; 3-state	68
74HL33640	Octal transceiver with direction pin; 3-state; inverting	72
74HL33646	Octal bus transceiver/register; 3-state	76
74HL33648	Octal bus transceiver/register; 3-state; inverting	84
74HL33651	Octal transceiver/register with dual enable; 3-state; inverting	92
74HL33652	Octal transceiver/register with dual enable: 3-state	100

# LV-HCMOS family

74LV00	Quad 2-Input NAND gate	108
74LV02	Quad 2-Input NOR gate	112
74LV04	Hex Inverter	116
74LVU04	Hex Inverter (unbuffered)	120
74LV08	Quad 2-Input AND gate	124
74LV14	Hex Inverter Schmitt-trigger	128
74LV32	Quad 2-Input OR gate	132
74LV74	Dual D-type flip-flop with set and reset; positive edge-trigger	136
74LV125	Quad buffer/line driver; 3-state	142
74LV138	3-to-8 line decoder/demultiplexer; inverting	145
74LV139	Dual 2-to-4 line decoder/demultiplexer	150
74LV164	8-bit serial-in/parallel-out shift register	154
74LV174	Hex D-type flip-flop with reset; positive edge-trigger	158
74LV244	Octal buffer/line driver; 3-state	162
74LV245	Octal bus transceiver; 3-state	166
74LV273	Octal D-type flip-flop with reset; positive edge-trigger	170
74LV373	Octal D-type transparent latch; 3-state	174
74LV374	Octal D-type flip-flop; positive edge-trigger; 3-state	178
74LV573	Octal D-type transparent latch; 3-state	182
74LV4066	Quad bilateral switches	186
74LV4094	8-stage shift-and-store bus register	190


8

August 1992


# **Ordering Information**

#### TYPE NUMBER DESIGNATIONS

#### **HLL RANGE**



#### **LV RANGE**



# **HLL family characteristics**

# **Family specifications**

#### **FAMILY DESCRIPTION**

The HLL family comprises extremely fast low-power logic ICs fabricated in a sub-micron CMOS process with two-level metal and epitaxial substrates. HLL ICs with 3.3 V  $\pm$ 0.3 V supply operates at twice the speed of FAST bipolar

logic and consumes only a fraction of the power. The HLL functions with supply voltages down to 1.2 V. The reduction from the conventional 5.0 V to 3.3 V reduces the output swing dramatically and this with the

low-inductance multiple centre power and ground pins significantly reduces noise and ground bounce that would otherwise occur for signals with this very high speed.

## RECOMMENDED OPERATING CONDITIONS FOR THE HLL FAMILY

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
v <sub>cc</sub>	DC supply voltage (for max. speed performance)	3.0	3.6	V	
v <sub>cc</sub>	DC supply voltage (for low-voltage applications)	1.2	3.6	V	
V <sub>i</sub>	DC input voltage range	0	5.5	V	
V <sub>I/O</sub>	DC input voltage range for I/Os	0	V <sub>cc</sub>	٧	
v <sub>o</sub>	DC output voltage range	0	V <sub>cc</sub>	٧	
T <sub>amb</sub>	operating ambient temperature range in free air	-40	+85	°C	see DC and AC characteristics per device
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times	-	20 50	ns ns	V <sub>CC</sub> = 3.6 V V <sub>CC</sub> = 1.2 V

#### LIMITING VALUES FOR THE HLL FAMILY

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
V <sub>cc</sub>	DC supply voltage	-0.5	+4.6	٧	
I <sub>IK</sub>	DC input diode current	_	-50	mA	V <sub>1</sub> < 0
V <sub>i</sub>	DC input voltage	-0.5	+5.5	٧	note 2
V <sub>I/O</sub>	DC input voltage range for I/Os	-0.5	V <sub>CC</sub> + 0.5	٧	
I <sub>OK</sub>	DC output diode current	-	±75	mA	$V_O > V_{CC}$ or $V_O < 0$
V <sub>o</sub>	DC output voltage	-0.5	V <sub>CC</sub> + 0.5	V	note 2
Io	DC output source or sink current	-	±70	mA	$V_O = 0$ to $V_{CC}$
I <sub>GND</sub> , I <sub>CC</sub>	DC V <sub>CC</sub> or GND current	_	100	mA	
T <sub>stg</sub>	storage temperature range	-60	+150	°C	
P <sub>tot</sub>	power dissipation per package - plastic mini-pack (SO)	_	500	mW	above + 70 °C derate linearly with 8 mW/K

#### Notes to the limiting values

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operating of the device at these or any other conditions beyond
- those under 'recommended operating conditions' is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## DC CHARACTERISTICS FOR THE HLL FAMILY

Over recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

				T <sub>amb</sub> (°C	<del>)</del>		TEST CONDITIONS			
SYMBOL	PARAMETER		+25		-40 to	+85	UNIT	V <sub>cc</sub>	\ \ \	OTHER
		MIN.	TYP.	MAX.	MIN.	MAX.		(V)	V,	OTHER
V <sub>IH</sub>	HIGH level input voltage	_	-	-	2.0	-	٧	3.6		
V <sub>IL</sub>	LOW level input voltage	_	-	_	_	0.8	٧	3.0		
V <sub>H</sub>	hysteresis (all inputs)	_	0.25	_	_	_	٧	3.0 to 3.6		
V <sub>OH</sub>	HIGH level output voltage	V <sub>CC</sub> - 0.2 V <sub>CC</sub> - 0.4	v <sub>cc</sub>	-	V <sub>CC</sub> - 0.2 V <sub>CC</sub> - 0.4	-	٧	3.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = -100 μA I <sub>O</sub> = -24 mA
V <sub>OL</sub>	LOW level output voltage	_	_	0.2 0.4	- -	0.2 0.4	٧	3.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 100 μA I <sub>O</sub> = 24 mA
l <sub>1</sub>	input leakage current	_	-	_	<u>-</u>	±5	μА	3.6	V <sub>CC</sub> or GND	
l <sub>oz</sub>	3-state output OFF-state current	_	_	_	_	10	μА	3.6	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND
I <sub>cc</sub>	quiescent supply current	_	_	8.0	_	80	μА	3.6	V <sub>CC</sub> or GND	I <sub>O</sub> = 0

# LV-HCMOS family characteristics

# Family specifications

#### The LV-HCMOS family

Please note that there is only one LV-HCMOS family and all the ICs are suitable for operation over the temperature range —40 °C to +125 °C.

However, as a reference for system designers, and to facilitate comparison with other logic families, the performance of LV-HCMOS ICs is specified at 25 °C and over the temperature ranges –40 °C to +85 °C and –40 °C to +125 °C.

## RECOMMENDED OPERATING CONDITIONS FOR THE LV-HCMOS FAMILY

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
V <sub>cc</sub>	DC supply voltage	1.2	3.3	3.6	٧	
V <sub>I</sub>	input voltage	0	_	V <sub>cc</sub>	٧	
V <sub>o</sub>	output voltage	0	-	V <sub>cc</sub>	٧	
T <sub>amb</sub>	operating ambient temperature range in free air	-40 -40	-	+85 +125	°C	see DC and AC characteristics per device
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times except for Schmitt-trigger inputs	_ _ _ _	- '. 	1000 700 500 400	ns	V <sub>CC</sub> = 1.2 V V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 3.0 V V <sub>CC</sub> = 3.6 V

#### ABSOLUTE MAXIMUM RATINGS FOR THE LV-HCMOS FAMILY

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
V <sub>cc</sub>	DC supply voltage	-0.5	+5.0	٧	
±I <sub>IK</sub>	DC input diode current	_	20	mA	$V_{\rm I} < -0.5 \text{ or } V_{\rm I} > V_{\rm CC} +0.5 \text{ V}$
±I <sub>OK</sub>	DC output diode current	-	50	mA	$V_{\rm O} < -0.5 \text{ or } V_{\rm O} > V_{\rm CC} + 0.5 \text{ V}$
±I <sub>O</sub>	DC output source or sink current - standard outputs - bus driver outputs	<u> </u>	25 35	mA	-0.5 V < V <sub>O</sub> < V <sub>CC</sub> + 0.5 V
±I <sub>GND</sub> , ±I <sub>CC</sub>	DC $V_{\rm CC}$ or GND current for types with - standard outputs - bus driver outputs	-	50 70	mA	
T <sub>stg</sub>	storage temperature range	-65	+150	°C	
	power dissipation per package				for temperature range: -40 to +125 °C
P <sub>tot</sub>	- plastic DIL	-	750	mW	above + 70 °C derate linearly with 12 mW/K
	- plastic mini-pack (SO)	_	500	mW	above + 70 °C derate linearly with 8 mW/K

## Notes to the limiting values

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operating of the device at these or any other conditions beyond
- those under 'recommended operating conditions' is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## DC CHARACTERISTICS FOR THE LV-HCMOS FAMILY

Over recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

					Γ <sub>amb</sub> (°	C)			TEST CONDITI				
SYMBOL	PARAMETER		+25		-40 t	o +85	-40 t	o +125	UNIT	V <sub>C</sub>		OTUED	
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(v)	V	OTHER	
V <sub>IH</sub>	HIGH level input voltage	0.9 1.4 2.1	-		0.9 1.4 2.1	- -	0.9 1.4 2.1		٧	1.2 2.0 3.0			
V <sub>IL</sub>	LOW level input voltage	- -		0.3 0.6 0.9	- - -	0.3 0.6 0.9	- - -	0.3 0.6 0.9	٧	1.2 2.0 3.0			
V <sub>OH</sub>	HIGH level output voltage; all outputs	1.1 1.9 2.9	1.2 2.0 3.0	7 <u>-</u> 1	1.0 1.9 2.9	- - -	1.0 1.9 2.9	- - -	v	1.2 2.0 3.0	or	-l <sub>O</sub> = 50 μA	
V <sub>OH</sub>	HIGH level output voltage; standard outputs	2.48	2.82	-	2.34	-	2.20	_	٧	3.0	V <sub>IH</sub> or V <sub>IL</sub>	-I <sub>O</sub> = 6 mA	
V <sub>OH</sub>	HIGH level output voltage; bus driver outputs	2.48	2.82		2.34	-	2.20	_	٧	3.0	V <sub>IH</sub> or V <sub>IL</sub>	-I <sub>O</sub> = 8 mA	
V <sub>OL</sub>	LOW level output voltage; all outputs	- - -	0 0 0	0.1 0.1 0.1	- -	0.1 0.1 0.1	- - -	0.1 0.1 0.1	٧		V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 50 μA	
V <sub>OL</sub>	LOW level output voltage; standard outputs	-	0.25	0.33	_	0.4	-	0.5	٧		V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 6 mA	
V <sub>OL</sub>	LOW level output voltage; bus driver outputs	_	0.20	0.33	_	0.4	_	0.5	٧	3.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 8 mA	
l <sub>1</sub>	input leakage current	-	_	0.1	_	1.0	-	1.0	μА	3.6	V <sub>CC</sub> or GND		
l <sub>oz</sub>	3-state output OFF-state current	_		0.5	- T	5.0	_	10.0	μА	3.6	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	
I <sub>cc</sub>	quiescent supply current; SSI flip-flops MSI	- - -	- - -	2.0 4.0 8.0	- - -	20.0 40.0 80.0		40.0 80.0 160.0	μА	3.6	V <sub>CC</sub> or GND	I <sub>O</sub> = 0	

## AC OUTPUT CHARACTERISTICS FOR THE LV-HCMOS FAMILY

					Γ <sub>amb</sub> (°		T	TEST CONDITIONS			
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		UNIT	V <sub>C</sub>	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(v)	WAVEFORMS
	Augustain — Airean	-	35	_	_	-	_	_		1.2	
$t_{THL}/t_{TLH}$	transition time; standard outputs	-	10	20	-	25	- 7	30	ns	2.0	
	standard outputs	-	7	15	-	19	-	23		3.0	
	transition time;	-	25	-	7 -	_	_	-		1.2	
t <sub>THL</sub> /t <sub>TLH</sub> bus driver outputs	· -	8	16	_	20	-	24	ns	2.0		
	bus ariver outputs	_	5	10	-	13	1-	15		3.0	

#### **DEFINITIONS OF SYMBOLS AND TERMS USED IN DATA SHEETS**

#### Currents

Positive current is defined as conventional current flow into a device. Negative current is defined as conventional current flow out of a device.

I <sub>cc</sub>	Quiescent power supply current; the current flowing into the V <sub>CC</sub> supply terminal.
Δl <sub>CC</sub>	Additional quiescent supply current per input pin at a specified input voltage and V <sub>CC</sub> .
I <sub>GND</sub>	Quiescent power supply current; the current flowing into the GND terminal.
l <sub>1</sub>	Input leakage current; the current flowing into a device at a specified input voltage and V <sub>CC</sub> .
I <sub>IK</sub>	Input diode current; the current flowing into a device at a specified input voltage.
lo	Output source or sink current; the current flowing into a device at a specified output voltage.
I <sub>ok</sub>	Output diode current; the current flowing into a device at a specified output voltage.
l <sub>oz</sub>	OFF-state output current: the leakage current flowing into the output of a 3-state device in the OFF-state, when the output is connected to $V_{\rm CC}$ or GND.
I <sub>S</sub>	Analog switch leakage current; the current flowing into an analog switch at a specified voltage across the switch and $\rm V_{CC}$ .

## **Voltages**

All voltages are referenced to GND (ground), which is typically 0 V.

	0 , 1
GND	Supply voltage; for a device with a single negative power supply, the most negative power supply, used as the reference level for other voltages; typically ground.
V <sub>cc</sub>	Supply voltage; the most positive potential on the device.
V <sub>EE</sub>	Supply voltage; the one of two (GND and V <sub>EE</sub> ) negative power supplies.
V <sub>H</sub>	Hysteresis voltage; difference between the trigger levels, when applying a positive and negative-going input signal.
V <sub>I</sub>	DC input voltage
V <sub>I/O</sub>	DC input voltage for I/Os
V <sub>IH</sub>	HIGH level input voltage; the range of input voltages that represents a logic HIGH level in the system.
V <sub>IL</sub>	LOW level input voltage; the range of input voltages that represents a logic LOW level in the system.
V <sub>OH</sub>	HIGH level output voltage; the range of voltages at an output terminal with a specified output loading and supply voltage. Device inputs are conditioned to establish a HIGH level at the output.
V <sub>OL</sub>	LOW level output voltage; the range of voltages at an output terminal with a specified output loading and supply voltage. Device inputs are conditioned to establish a LOW level at the output.
V <sub>T+</sub>	Trigger threshold voltage; positive-going signal.
V <sub>T-</sub>	Trigger threshold voltage; negative going signal.

August 1992 14

# HLL and LV-HCMOS family characteristics

Definitions of symbols

# Analog terms

R <sub>ON</sub>	ON-resistance; the effective ON-state resistance of an analog switch, at a specified voltage across the switch and output load.
ΔR <sub>ON</sub>	ΔΟΝ-resistance; the difference in ON-resistance between any two switches of an analog device at a specified voltage across the switch and output load.

## Capacitances

Cı	Input capacitance; the capacitance measured at a terminal connected to an input of a device.
C <sub>I/O</sub>	Input/Output capacitance; the capacitance measured at a terminal connected to an I/O-pin (e.g. a transceiver).
CL	Output load capacitance; the capacitance connected to an output terminal including jig and probe capacitance.
C <sub>PD</sub>	Power dissipation capacitance; the capacitance used to determine the dynamic power dissipation per logic function, when no extra load is provided to the device.
C <sub>s</sub>	Switch capacitance; the capacitance of a terminal to a switch of an analog device.

# HLL and LV-HCMOS family characteristics

## AC switching parameters

f <sub>i</sub>	Input frequency; for combinatorial logic devices the maximum number of inputs and outputs switching in accordance with the device function table. For sequential logic devices the clock frequency using alternate HIGH and LOW for data input or using the toggle mode, whichever is applicable.
f <sub>o</sub>	Output frequency; each output.
f <sub>max</sub>	Maximum clock frequency; clock input waveforms should have a 50% duty factor and be such as to cause the outputs to be switching from $10\%V_{CC}$ to $90\%V_{CC}$ in accordance with the device function table.
t <sub>h</sub>	Hold time; the interval immediately following the active transition of the timing pulse (usually the clock pulse) or following the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure their continued recognition. A negative hold time indicates that the correct logic level may be released prior to the timing pulse and still be recognized.
t <sub>r</sub> , t <sub>r</sub>	Clock input rise and fall times; 10% and 90% values.
t <sub>PHL</sub>	Propagation delay; the time between the specified reference points, normally the 50% points for logic devices on the input and output waveforms, with the output changing from the defined HIGH level to the defined LOW level.
t <sub>PLH</sub>	Propagation delay; the time between the specified reference points, normally the 50% points for logic devices on the input and output waveforms, with the output changing from the defined LOW level to the defined HIGH level.
t <sub>PHZ</sub>	3-state output disable time; the time between the specified reference points, normally the 50% points for the logic devices on the output enable input voltage waveform and a point representing 10% of the output swing on the output voltage waveform of a 3-state device, with the output changing from a HIGH level (V <sub>OH</sub> ) to a high impedance OFF-state (Z).
t <sub>PLZ</sub>	3-state output disable time; the time between the specified reference points, normally the 50% points for the logic devices on the output enable input voltage waveform and a point representing 10% of the output swing on the output voltage waveform of a 3-state device, with the output changing from a LOW level ( $V_{OL}$ ) to a high impedance OFF-state ( $Z$ ).
t <sub>PZH</sub>	3-state output enable time; the time between the specified reference points, normally the 50% points for the logic devices on the output enable input voltage waveform and the 50% point on the output voltage waveform of a 3-state device, with the output changing from a high impedance OFF-state (Z) to a HIGH level ( $V_{OH}$ ).
t <sub>PZL</sub>	3-state output enable time; the time between the specified reference points, normally the 50% points for the logic devices on the output enable input voltage waveform and the 50% point on the output voltage waveform of a 3-state device, with the output changing from a high impedance OFF-state (Z) to a LOW level ( $V_{OL}$ ).
t <sub>rem</sub>	Removal time; the time between the end of an overriding asynchronous input, typically a clear or reset input, and the earliest permissible beginning of a synchronous control input, typically a clock input, normally measured at the 50% points for logic devices on both input voltage waveforms.
t <sub>su</sub>	Set-up time; the interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure their recognition. A negative set-up time indicates that the correct logic level may be initiated sometime after the active transition of the timing pulse and still be recognized.
t <sub>THL</sub>	Output transition time; the time between two specified reference points on a waveform, normally 90% and 10% points, that is changing from HIGH-to-LOW.
t <sub>TLH</sub>	Output transition time; the time between two specified reference points on a waveform, normally 10% and 90% points, that is changing from LOW-to-HIGH.
t <sub>w</sub>	Pulse width; the time between the 50% amplitude points on the leading and trailing edges of a pulse for the logic family devices

16

August 1992

#### QUALITY AT PHILIPS SEMICONDUCTORS

#### **Total Quality Management**

Philips Semiconductors are a Quality Company, renowned for the high quality of our products and service. We keep alive this tradition by constantly aiming towards one ultimate standard, that of zero defects. This aim is guided by our Total Quality Management (TQM) system, the basis of which is:

#### QUALITY ASSURANCE

based on ISO 9000 standards, customer standards such as Ford Q1 and IBM MDQ, and the CECC system of conformity. Our factories are certified to ISO 9000 and CECC by external inspectorates

#### PARTNERSHIPS WITH CUSTOMERS

PPM co-operations, design-in agreements, and ship-to-stock, just-in-time and self-qualification programmes

#### PARTNERSHIPS WITH SUPPLIERS

ship-to-stock, statistical process control and ISO 9000 audits

#### QUALITY IMPROVEMENT PROGRAMME

continuous process and system improvement, design improvement, complete use of statistical process control, realization of our final objective of zero defects, and logistics improvement by ship-to-stock and just-in-time agreements.

#### Advanced quality planning

During the design and development of new products and processes, quality is built-in by advanced quality planning. Through failure-mode-and-effect analysis the critical parameters are detected and measures taken to ensure good performance on these

parameters. The capability of process steps is also planned in this phase.

#### **Product conformance**

The assurance of product conformance is an integral part of our quality assurance (QA) practice. This is achieved by:

- incoming material management through partnerships with suppliers
- in-line quality assurance to monitor process reproducibility during manufacture and initiate any necessary corrective action. Critical process steps are 100% under statistical process control
- acceptance tests on finished products to verify conformance with the device specification.
   The test results are used for quality feedback and corrective actions. The inspection and test requirements are detailed in the general quality specifications
- periodic inspections to monitor and measure the conformance of products.

#### Product reliability

With the increasing complexity of OEM (original equipment manufacturer) equipment. component reliability must be extremely high. Our research laboratories and development departments study the failure mechanisms of semiconductors. Their studies have resulted in design rules and process optimization for the highest built-in product reliability. Highly accelerated tests are applied to the products reliability evaluation. Rejects from reliability tests and from customer complaints are submitted to failure analysis, to result in corrective action.

#### **Customer responses**

Our quality improvement depends on joint action with our customer. We need our customer's inputs and we invite constructive comments on all aspects of our performance. Please contact our local sales representative.

#### **RATING SYSTEMS**

The rating systems described are those recommended by the IEC in its publication number 134.

#### Definitions of terms used

#### ELECTRONIC DEVICE

An electronic tube or valve, transistor or other semiconductor device. This definition excludes inductors, capacitors, resistors and similar components.

#### CHARACTERISTIC

A characteristic is an inherent and measurable property of a device. Such a property may be electrical, mechanical, thermal, hydraulic, electro-magnetic or nuclear, and can be expressed as a value for stated or recognized conditions. A characteristic may also be a set of related values, usually shown in graphical form.

### BOGEY ELECTRONIC DEVICE

An electronic device whose characteristics have the published nominal values for the type. A bogey electronic device for any particular application can be obtained by considering only those characteristics that are directly related to the application.

#### **RATING**

A value that establishes either a limiting capability or a limiting condition for an electronic device. It is determined for specified values of environment and operation, and may be stated in

any suitable terms. Limiting conditions may be either maxima or minima.

#### RATING SYSTEM

The set of principles upon which ratings are established and which determine their interpretation. The rating system indicates the division of responsibility between the device manufacturer and the circuit designer, with the object of ensuring that the working conditions do not exceed the ratings.

# Absolute maximum rating system

Absolute maximum ratings are limiting values of operating and environmental conditions applicable to any electronic device of a specified type, as defined by its published data, which should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in the characteristics of the device under consideration and of all other electronic devices in the equipment.

The equipment manufacturer should design so that, initially and throughout the life of the device, no absolute maximum value for the intended service is exceeded with any device, under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variations, signal variation, environmental conditions, and variations in characteristics of the device under consideration and of all other electronic devices in the equipment.

#### Design maximum rating system

Design maximum ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking responsibility for the effects of changes in operating conditions due to variations in the characteristics of the electronic device under consideration.

The equipment manufacturer should design so that, initially and throughout the life of the device, no design maximum value for the intended service is exceeded with a bogey electronic device, under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, variation in characteristics of all other devices in the equipment, load variation, signal variation and environmental conditions.

### Design centre rating system

Design centre ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under normal conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device in average applications, taking responsibility for normal changes in operating conditions due to rated supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions,

and variations in the characteristics of all electronic devices.

The equipment manufacturer should design so that, initially, no design centre value for the intended service is exceeded with a bogey electronic device in equipment operating at the stated normal supply voltage.

## HANDLING MOS DEVICES

#### **Electrostatic charges**

Electrostatic charges can exist in many things: for example. man-made-fibre clothing, moving machinery, objects with air blowing across them, plastic storage bins, sheets of paper stored in plastic envelopes, paper from electrostatic copying machines, and people. The charges are caused by friction between two surfaces, at least one of which is non-conductive. The magnitude and polarity of the charges depend on the different affinities for electrons of the two materials rubbing together, the friction force and the humidity of the surrounding air.

Electrostatic discharge is the transfer of an electrostatic charge between bodies at different potentials and occurs with direct contact or when induced by an electrostatic field. All of our MOS devices are internally protected against electrostatic discharge but they **can** be damaged if the following precautions are not taken.

#### Work station

Fig.1 shows a working area suitable for safely handling electrostatic sensitive devices. It has a work bench, the surface of which is conductive or covered by an antistatic sheet. Typical resistivity for the bench surface is between 1 and 500 k $\Omega$ ; per cm<sup>2</sup>. The floor should also be covered with antistatic material.

The following precautions should be observed:

- persons at a work bench should be earthed via a wrist strap and a resistor
- all mains-powered electrical equipment should be connected via an earth leakage switch
- equipment cases should be earthed
- relative humidity should be maintained between 50 and 65%
- an ionizer should be used to neutralize objects with immobile static charges.

#### Receipt and storage

MOS devices are packed for dispatch in antistatic/conductive containers, usually boxes, tubes or blister tape. The fact that the contents are sensitive to electrostatic discharge is shown by warning labels on both primary and secondary packing.

The devices should be kept in their original packing whilst in storage. If a bulk container is partially unpacked, the unpacking should be performed at a protected work station. Any MOS devices that are

stored temporarily should be packed in conductive or antistatic packing or carriers.


#### **Assembly**

MOS devices must be removed from their protective packing with earthed component pincers or short-circuit clips. Short-circuit clips must remain in place during mounting, soldering and cleansing/drying processes. Do not remove more devices from the storage packing than are needed at any one time. Production/assembly documents should state that the product contains electrostatic sensitive devices and that special precautions need to be taken. During assembly, ensure that the MOS devices are the last of the components to be mounted and that this is done at a protected work station.

All tools used during assembly, including soldering tools and solder baths, must be earthed. All hand tools should be of conductive or antistatic material and, where possible, should not be insulated.

Measuring and testing of completed circuit boards must be done at a protected work station. Place the soldered side of the circuit board on conductive or antistatic foam and remove the short-circuit clips. Remove the circuit board from the foam, holding the board only at the edges. Make sure the circuit board does not touch the conductive surface of the work bench. After testing, replace the circuit board on the conductive foam to await packing.

Assembled circuit boards containing MOS devices should be handled in the same way as unmounted MOS devices. They should also carry warning labels and be packed in conductive or antistatic packing.



# **Definition of data sheet status**


## **DEFINITIONS**

Data sheet status				
Objective specification	This data sheet contai	ins target or goal sp	ecifications for prod	luct development
Preliminary specification	This data sheet contai	ins preliminary data;	supplementary dat	a may be published late
Product specification	This data sheet contai	ins final product spe	cifications	
Limiting values				
Limiting values given are one or more of the limitir and operating of the dev of this specification is no	ng values may cause poice at these or any other	ermanent damage to er conditions above	the device. These those given in the	are stress ratings only Characteristics sections
Application information	)			
Where application inform	ation is given, it is adv	isory and does not f	orm part of the spe	cification.

# Survey of pinouts


**HLL** series


1Y <sub>0</sub> 1 1Y <sub>1</sub> 2 1Y <sub>2</sub> 3 1Y <sub>3</sub> 4 GND 5 GND 6 GND 7 GND 8 2Y <sub>0</sub> 9 2Y <sub>1</sub> 10 2Y <sub>2</sub> 11 2Y <sub>3</sub> 12	24 10E 23 1A <sub>0</sub> 22 1A <sub>1</sub> 21 1A <sub>2</sub> 20 1A <sub>3</sub> 19 V <sub>CC</sub> 18 V <sub>CC</sub> 17 2A <sub>0</sub> 16 2A <sub>1</sub> 15 2A <sub>2</sub> 14 2A <sub>3</sub> 13 20E
---	---



74HL33240


74HL33241






74HL33244

**HLL** series







74HL33373


 $\overline{Q}_0 \square$ 24 OE  $\overline{Q}_1$   $\boxed{2}$ 23 D<sub>0</sub>  $\overline{Q}_2$   $\boxed{3}$ 22 D<sub>1</sub>  $\overline{Q}_3$   $\boxed{4}$ 21 D<sub>2</sub> GND 5 20 D<sub>3</sub> 191 V<sub>CC</sub> GND 6 533 GND 7 18 V<sub>CC</sub> GND 8 17 D<sub>4</sub>  $\overline{Q}_4$   $\boxed{9}$ 16 D<sub>5</sub> Q<sub>5</sub> 10 15 D<sub>6</sub> ā<sub>6</sub> Ⅲ 14 D<sub>7</sub> Q<sub>7</sub> [12 13 LE

74HL33374




74HL33533







74HL33620




74HL33640






74HL33646



74HL33648





74HL33651

74HL33652

# Survey of pinouts


LV series






74LV00

74LV02







74LV04


74LVU04

LV series






74LV08




74LV14




74LV32


74LV74

LV series







74LV125




74LV138




74LV139 74LV164






74LV174



74LV244





74LV245

74LV273

# Survey of pinouts


LV series







74LV373

74LV374



74LV573





74LV4066 74LV4094

DEVICE DATA

HLL family

# Octal buffer/line driver; 3-state; inverting

74HL33240

#### **FEATURES**

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ±0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- 3-state outputs
- Direct interface with TTL levels
- 5 V to 3.3 V level shifting

#### DESCRIPTION

The 74HL33240 is a high-performance, low-power, low-voltage, Si-gate CMOS device superior to most advanced CMOS compatible TTL families.

The 74HL33240 is an octal inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 10E and 20E. A HIGH on nOE causes the outputs to assume a high impedance OFF-state. The "240" is identical to the "244" but has inverting outputs.

#### **FUNCTION TABLE**

INP	UTS	OUTPUT
nOE	nA <sub>n</sub>	nY <sub>n</sub>
L	L	Н
L	Н	L
Н	Х	Z

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}C$ ;  $t_r = t_f = 2.0 \, \text{ns}$ 

SYMBOL	PARAMETER	PARAMETER CONDITIONS			
$ t_{PHL}/t_{PLH}                                    $		C <sub>L</sub> = 50 pF V <sub>CC</sub> = 3.3 V	2.1	ns	
Cı	input capacitance		3.0	pF	
C <sub>PD</sub>	power dissipation capacitance per buffer	notes 1 and 2	35	pF	

### Notes to the quick reference data


- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):
  - $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i = \text{input frequency in MHz; } C_L = \text{output load capacity in pF;}$ f<sub>o</sub> = output frequency in MHz; V<sub>CC</sub> = supply voltage in V;
- $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>o</sub>) = sum of outputs. 2. The condition is  $V_1 = GND$  to  $V_{CC}$ .


### **ORDERING INFORMATION**


TYPE NUMBER	PACKAGES					
I TPE NUMBER	PINS	PACKAGE	MATERIAL	CODE		
74HL33240D	24	so	plastic	SO24/SOT137A		
74HL33240DB	24	SSOP	plastic	SSOP24/SOT340		


## **PINNING**

PIN SYMBOL		NAME AND FUNCTION				
1, 2, 3, 4	1Y <sub>0</sub> to 1Y <sub>3</sub>	bus outputs				
5, 6, 7, 8	GND	ground (0 V)				
9, 10, 11, 12	2Y <sub>0</sub> to 2Y <sub>3</sub>	bus outputs				
13	2 <del>OE</del>	output enable input (active LOW)				
14, 15, 16, 17	2A <sub>3</sub> to 2A <sub>0</sub>	data inputs				
18, 19	V <sub>cc</sub>	positive supply voltage				
20, 21, 22, 23	1A <sub>3</sub> to 1A <sub>0</sub>	data inputs				
24	1OE	output enable input (active LOW)				









74HL33240

## DC characteristics for 74HL33240


For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".  $\rm I_{CC}$  category: MSI


## AC characteristics for 74HL33240

 $GND = 0 V; t_1 = t_2 = 2.0 \text{ ns}; C_1 = 50 \text{ pF}$ 

	PARAMETER	T <sub>amb</sub> (°C)				TEST CONDITIONS		
SYMBOL		+25		-40 to +85		UNIT	V <sub>cc</sub>	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.	* 1	(V)	WAVEIOIIIIO
	propagation delay	-	14.0	-	16.0		1.2	
t <sub>PHL</sub> /t <sub>PLH</sub>	1A <sub>n</sub> to 1Y <sub>n</sub> ;	-	5.3	-	6.0	ns	2.0	Fig. 5
	2An to 2Yn	-	3.5	-	4.0		3.0	
	3-state output enable time	-	15.6	-	17.6		1.2	
$t_{PZH}/t_{PZL}$	10E to 1Y <sub>n</sub> ;	-	5.9	-	6.6	ns	2.0	Fig. 6, 7
	2OE to 2Yn	-	3.9	-	4.4		3.0	
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time	-	12.3	-	13.9		1.2	
	10E to 1Y <sub>n</sub> ;	-	5.4	- 1	6.0	ns	2.0	Fig. 6, 7
	2OE to 2Yn	-	4.0	-	4.4		3.0	


#### **AC WAVEFORMS**





delays and the output transition times.

Fig. 7 Test conditions: Load circuitry for enable / disable times; switch set to 6 V for t<sub>PLZ</sub>/t<sub>PZL</sub>, switch set to GND for t<sub>PHZ</sub>/t<sub>PZH</sub> otherwise do not connect.



- $$\begin{split} &V_{\text{M}} = 0.6 \text{ V at V}_{\text{CC}} = 1.2 \text{ V.} \\ &V_{\text{M}} = 1.0 \text{ V at V}_{\text{CC}} = 2.0 \text{ V.} \\ &V_{\text{M}} = 1.5 \text{ V at V}_{\text{CC}} = 3.0 \text{ V.} \\ &V_{\text{OL}} \text{ and V}_{\text{OH}} \text{ the temperature of the temperature} \end{split}$$
  Notes: (1)
  - (2) voltage drop that occur with the 3-state output load.

### 74HL33241

#### **FEATURES**

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ±0.3 V supply
- · CMOS low power consumption
- · Flow-through pin-out architecture
- · Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- 3-state outputs
- Direct interface with TTL levels
- 5 V to 3.3 V level shifting

#### DESCRIPTION

The 74HL33241 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

The 74HL33241 is an octal non-inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 10E and 20E.

#### **FUNCTION TABLES**

UTS	OUTPUT
1A <sub>n</sub>	1Y <sub>n</sub>
L	L
Н	Н
Х	Z
	1A <sub>n</sub>

INP	UTS	OUTPUT
20E	2A <sub>n</sub>	2Y <sub>n</sub>
Н	L	L
Н	Н	Н
L	Х	Z

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

#### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}\text{C}$ ;  $t_r = t_f = 2.0 \, \text{ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay 1A <sub>n</sub> to 1Y <sub>n</sub> ; 2A <sub>n</sub> to 2Y <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 3.3 V	2.1	ns
Cı	input capacitance		3.0	рF
C <sub>PD</sub>	power dissipation capacitance per buffer	notes 1 and 2	35	pF

#### Notes to the quick reference data

- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_{D}$  in  $\mu W$ )


  - $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i = \text{input frequency in MHz; } C_L = \text{output load capacity in pF;}$   $f_o = \text{output frequency in MHz; } V_{CC} = \text{supply voltage in V;}$
  - $\Sigma (C_L \times V_{CC}^2 \times f_o)$
- 2. The condition is V<sub>I</sub> = GND to V<sub>CC</sub>


#### ORDERING INFORMATION


TYPE NUMBER	PACKAGES								
I THE NUMBER	PINS PACKAGE MATERIAL CODE								
74HL33241D	24	SO	plastic	SO24/SOT137A					
74HL33241DB	24	SSOP	plastic	SSOP24/SOT340					


FINNING		
PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4	1Y <sub>0</sub> to 1Y <sub>3</sub>	bus outputs
5, 6, 7, 8	GND	ground (0 V)
9, 10, 11, 12	2Y <sub>0</sub> to 2Y <sub>3</sub>	bus outputs
13	20E	output enable input (active HIGH)
14, 15, 16, 17	2A <sub>3</sub> to 2A <sub>0</sub>	data inputs
18, 19	V <sub>cc</sub>	positive power supply
20, 21, 22, 23	1A <sub>3</sub> to 1A <sub>0</sub>	data inputs
24	1ŌĒ	output enable input (active LOW)

74HL33241









74HL33241

#### DC characteristics for 74HL33241

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications". I<sub>CC</sub> category: MSI

AC characteristics for 74HL33241 GND = 0 V; t, = t, = 2.0 ns; C<sub>1</sub> = 50 pF

		T <sub>amb</sub> (°C)					TEST CONDITIONS	
SYMBOL	PARAMETER	+25		-40 to +85		UNIT	V <sub>cc</sub>	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.		(V)	WAVELORIUS
	Propagation delay	-	14.0	-	16.0		1.2	
t <sub>PHL</sub> /t <sub>PLH</sub>	1A <sub>n</sub> to 1Y <sub>n</sub> ;	-	5.3	-	6.0	ns	2.0	Fig. 5
	2A <sub>n</sub> to 2Y <sub>n</sub>	-	3.5	-	4.0		3.0	
	3-state output enable time	-	15.6	-	17.6		1.2	
	t <sub>PZH</sub> /t <sub>PZL</sub> 1 <del>OE</del> to 1Y <sub>n</sub>	-	5.9	-	6.6	ns	2.0	Fig. 6, 8
		-	3.9	-	4.4		3.0	
	3-state output disable time	-	12.3	-	13.9		1.2	
	10E to 1Yn	-	5.4	-	6.0	ns 2	2.0	Fig. 6. 8
	IOE to THI	-	4.0	-	4.4		3.0	
	3-state output enable time	-	15.6	-	17.6		1.2	
$t_{PZH}/t_{PZL}$	20E to 2Y <sub>n</sub>	-	5.9	-	6.6	ns	2.0	Fig. 7, 8
20E to 21 <sub>n</sub>	-	3.9	-	4.4		3.0		
	3-state output disable time		12.3	-	13.9		1.2	
$t_{PHZ}/t_{PLZ}$	20E to 2Y <sub>n</sub>	-	5.4	-	6.0	ns	2.0	Fig. 7, 8
	20E 10 21 <sub>n</sub>	-	4.0	-	4.4		3.0	

38

#### **AC WAVEFORMS**




Fig. 5 Waveforms showing the input (1An, 2A<sub>n</sub>) to output (1Y<sub>n</sub>, 2Y<sub>n</sub>) propagation delays and the output transition times.




Fig.7 Waveforms showing the 3-state enable and disable times for input 20E.

Notes:

- $\begin{array}{l} \rm V_M=0.6~V~at~V_{CC}=1.2~V.\\ \rm V_M=1.0~V~at~V_{CC}=2.0~V.\\ \rm V_M=1.5~V~at~V_{CC}=3.0~V.\\ \rm V_{OL}~and~V_{OH}~are~the~typical~output~voltage~computat~occur~with~the \end{array}$ (2)3-state output load.




Fig.6 Waveforms showing the 3-state enable and disable times for input 1OE.




Fig. 8 Test conditions: Load circuitry for enable / disable times; switch set to 6 V for t<sub>PLZ</sub>/t<sub>PZL</sub>, switch set to GND for t<sub>PHZ</sub>/t<sub>PZH</sub> otherwise do not connect.

#### **FEATURES**

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ±0.3 V supply
- · CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- · 3-state outputs
- · Direct interface with TTL levels
- 5 V to 3.3 V level shifting

#### DESCRIPTION

The 74HL33244 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

The 74HL33244 is an octal non-inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 10E and 20E. A HIGH on noE causes the outputs to assume a high impedance OFF-state. The "244" is identical to the "240" but has non-inverting outputs.

#### **FUNCTION TABLE**

INP	UTS	OUTPUT
nŌĒ	nA <sub>n</sub>	nY <sub>n</sub>
L	L	L
L	Н	Н
Н	Х	Z

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

#### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}C$ ;  $t_r = t_f = 2.0 \, \text{ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay 1A <sub>n</sub> to 1Y <sub>n</sub> ; 2A <sub>n</sub> to 2Y <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 3.3 V	2.1	ns
Cı	input capacitance		3.0	pF
C <sub>PD</sub>	power dissipation capacitance per buffer	notes 1 and 2	35	pF

#### Notes to the quick reference data


- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ )  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$   $f_i = \text{input frequency in MHz; } C_L = \text{output load capacity in pF;}$   $f_o = \text{output frequency in MHz; } V_{CC} = \text{supply voltage in V;}$   $\Sigma (C_L \times V_{CC}^2 \times f_o) = \text{sum of the outputs.}$
- 2. The condition is  $V_1 = GND$  to  $V_{CC}$


#### ORDERING INFORMATION


TYPE NUMBER	PACKAGES							
I TPE NUMBER	PINS	PACKAGE	MATERIAL	CODE				
74HL33244D	24	SO	plastic	SO24/SOT137A				
74HL33244DB	24	SSOP	plastic	SSOP24/SOT340				


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4	1Y <sub>0</sub> to 1Y <sub>3</sub>	bus outputs
5, 6, 7, 8	GND	ground (0 V)
9, 10, 11, 12	2Y <sub>0</sub> to 2Y <sub>3</sub>	bus outputs
13	2 <del></del> OE	output enable input (active LOW)
14, 15, 16, 17	2A <sub>3</sub> to 2A <sub>0</sub>	data inputs
18, 19	V <sub>cc</sub>	positive power supply
20, 21, 22, 23	1A <sub>3</sub> to 1A <sub>0</sub>	data inputs
24	10E	output enable input (active LOW)

74HL33244









74HL33244

#### DC characteristics for 74HL33244

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".  $I_{CC}$  category: MSI

### AC characteristics for 74HL33244

 $GND = 0 V; t_r = t_f = 2.0 ns; C_1 = 50 pF$ 

			T <sub>amb</sub> (°C)				TEST CONDITIONS	
SYMBOL	PARAMETER	+	25	-40 to +85		UNIT	$V_{CC}$	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.		(V)	WAVEFORING
	Propagation delay		14.0	-	16.0		1.2	
t <sub>PHL</sub> /t <sub>PLH</sub>	1A <sub>n</sub> to 1Y <sub>n</sub> ;	-	5.3	-	6.0	ns	2.0	Fig. 5
	2A <sub>n</sub> to 2Y <sub>n</sub>	-	3.5	-	4.0		3.0	
	3-state output enable time	•	15.6	-	17.6		1.2	
t <sub>PZH</sub> /t <sub>PZL</sub>	1OE to 1Y <sub>n</sub> ;	-	5.9	-	6.6	ns	2.0	Fig. 6, 7
	2OE to 2Yn	-	3.9	-	4.4		3.0	
	3-state output disable	_	12.3	-	13.9		1.2	
t <sub>PHZ</sub> /t <sub>PLZ</sub>	time		5.4	_	6.0	ns		Fig. 6, 7
'PHZ' 'PLZ	10E to 1Y <sub>n</sub> ; 20E to 2Y <sub>n</sub>	-	4.0	-	4.4		3.0	

#### **AC WAVEFORMS**




Fig. 5 Waveforms showing the input (1An, 2A<sub>n</sub>) to output (1Y<sub>n</sub>, 2Y<sub>n</sub>) propagation delays and the output transition times.





Fig. 8 Test conditions: Load circuitry for enable / disable times; switch set to 6 V for  $t_{PLZ}/t_{PZL}$ , switch set to GND for t<sub>PHZ</sub>/t<sub>PZH</sub> otherwise do not connect.



Notes: (1)

$$V_M = 0.6 \text{ V at } V_{CC} = 1.2 \text{ V}.$$
 $V_{CC} = 1.0 \text{ V at } V_{CC} = 2.0 \text{ V}.$ 

$$\begin{split} &V_{M}=0.6~V~at~V_{CC}=1.2~V.\\ &V_{M}=1.0~V~at~V_{CC}=2.0~V.\\ &V_{M}=1.5~V~at~V_{CC}=3.0~V.\\ &V_{OL}~and~V_{OH}~are~the~typical~output~voltage~drop~that~occur~with~the \end{split}$$
(2) 3-state output load.

## Octal transceiver with direction pin; 3-state

74HL33245

#### **FEATURES**

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ±0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- · Non-inverting 3-state outputs
- · Direct interface with TTL levels

#### DESCRIPTION

The 74HL33245 is a high-performance, low-power, low-voltage, Si-gate CMOS device superior to most advanced CMOS compatible TTL families.

The 74HL33245 is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The "245" features an output enable ( $\overline{OE}$ ) input for easy cascading and a send/receive (DIR) input for direction control.  $\overline{OE}$  controls the outputs so that the buses are effectively isolated.

The "245" is identical to the "640" but has true (non-inverting) outputs.

#### **FUNCTION TABLE**

INP	UTS	INPUTS	/OUTPUT
ŌĒ	DIR	A <sub>n</sub>	B <sub>n</sub>
L	L	A = B	inputs
L	Н	inputs	B = A
Н	Х	Z	Z

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r = t_f$  = 2.0 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>		C <sub>L</sub> = 50 pF V <sub>CC</sub> = 3.3 V	2.2	ns
Cı	input capacitance		3.0	pF
C <sub>PD</sub>	power dissipation capacitance per buffer	notes 1 and 2	35	pF


#### Notes to the quick reference data


- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W):
  - $P_D = C_{PD} \times V_{CC}^2 \times f_1 + \Sigma (C_L \times V_{CC}^2 \times f_0)$  where:  $f_1 = \text{input frequency in MHz; } C_L = \text{output load capacity in pF;}$  $f_0 = \text{output frequency in MHz; } V_{CC} = \text{supply voltage in V;}$
  - $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$
- 2. The condition is  $V_1 = GND$  to  $V_{CC}$ .


#### ORDERING INFORMATION

TYPE NUMBER	PACKAGES						
I THE NUMBER	PINS	PACKAGE	MATERIAL	CODE			
74HL33245D	24	SO	plastic	SO24/SOT137A			
74HL33245DB	24	SSOP	plastic	SSOP24/SOT340			

PIN	SYMBOL	NAME AND FUNCTION		
1, 2, 3, 4, 9, 10, 11, 12	A <sub>0</sub> to A <sub>7</sub>	data inputs/outputs		
5, 6, 7, 8	GND	ground (0 V)		
13	ŌĒ	output enable input (active LOW)		
14, 15, 16, 17, 20, 21, 22, 23	B <sub>7</sub> to B <sub>0</sub>	data inputs/outputs		
18, 19	V <sub>cc</sub>	positive supply voltage		
24	DIR	direction control		







74HL33245

### DC characteristics for 74HL33245

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".  $I_{\rm CC}$  category: MSI

### AC characteristics for 74HL33245

 $GND = 0 \text{ V; } t_r = t_r = 2.0 \text{ ns; } C_1 = 50 \text{ pF}$ 

			T <sub>amb</sub> (°C)					TEST CONDITIONS
SYMBOL	PARAMETER	+25		-40 to +85		UNIT	V <sub>cc</sub>	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.		(V)	WAVEFORING
	propagation delay	-	14.0	-	16.0		1.2	
t <sub>PHL</sub> /t <sub>PLH</sub>	A <sub>n</sub> to B <sub>n</sub> ;	-	5.3	-	6.0	ns	2.0	Fig. 4
	B <sub>n</sub> to A <sub>n</sub>	-	3.5		4.0		3.0	
	3-state output enable time	-	17.8	-	20.7		1.2	
t <sub>PZH</sub> /t <sub>PZL</sub>	OE to A <sub>n</sub> ;	-	7.5	-	8.5	ns	2.0	Fig. 5, 6
	OE to B <sub>n</sub>	-	5.4	-	6.1		3.0	
	3-state output disable time	-	15.0	•	16.7		1.2	
$t_{PHZ}/t_{PLZ}$	OE to A <sub>n</sub> ;	-	6.4	-	7.0	ns	2.0	Fig. 5, 6
	OE to B <sub>n</sub>	-	4.7	-	5.1		3.0	
	3-state output enable time	-	21.4	-	23.5		1.2	
t <sub>PZH</sub> /t <sub>PZL</sub>	DIR to A <sub>n</sub> ;	-	8.8	-	9.6	ns	2.0	Fig. 5, 6
	DIR to B <sub>n</sub>	-	6.3	-	6.8		3.0	
	3-state output disable time		17.4	-	19.0		1.2	
t <sub>PHZ</sub> /t <sub>PLZ</sub>	DIR to A <sub>n</sub> ;	-	7.3	-	7.9	ns	2.0	Fig. 5, 6
	DIR to B	-	5.3	-	5.7		3.0	

#### **AC WAVEFORMS**




Fig. 4 Waveforms showing the input (An, B<sub>n</sub>) to output (B<sub>n</sub>, A<sub>n</sub>) propagation delays and the output transition times.





Fig. 6 Test conditions: Load circuitry for enable / disable times; switch set to 6 V for  $t_{\rm PLZ}\!/t_{\rm PZL}$  , switch set to GND for t<sub>PHZ</sub>/t<sub>PZH</sub> otherwise do not connect.



Notes:

- $$\begin{split} &V_{M}=0.6~V~at~V_{CC}=1.2~V.\\ &V_{M}=1.0~V~at~V_{CC}=2.0~V.\\ &V_{M}=1.5~V~at~V_{CC}=3.0~V.\\ &V_{OL}~and~V_{OH}~are~the~typical~output \end{split}$$
  (1)
- (2) voltage drop that occur with the 3-state output load.

### Octal D-type transparent latch; 3-state

### 74HL33373

#### **FEATURES**

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ±0.3 V supply
- **CMOS** low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- 3-state outputs
- Direct interface with TTL levels
- 5 V to 3.3 V level shifting

#### DESCRIPTION

The 74HL33373 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable (OE) are common to all internal latches.

The "373" consists of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the D<sub>n</sub> inputs enter the latches. In this condition the latches are transparent, i.e. a latch output will change each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents of the eight latches are available at the outputs. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latches.

The "373" is functionally identical to the "533", but the "533" has inverted outputs.

#### QUICK REFERENCE DATA

GND = 0 V:  $T_{cmb} = 25 \,^{\circ}\text{C}$ ;  $t_r = t_f = 2.0 \, \text{ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay D <sub>n</sub> to Q <sub>n</sub> ; LE to Q <sub>n</sub>	$C_L = 50 \text{ pF}$ $V_{CC} = 3.3 \text{ V}$	3.0 3.0	ns
Cı	input capacitance		3.0	pF
C <sub>PD</sub>	power dissipation capacitance per latch	notes 1 and 2	25	pF


#### Notes to the quick reference data


- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_{D}$  in  $\mu W$ ):
  - $V_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $V_C = V_C \times V_C$
  - $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>o</sub>) = sum of outputs.
- 2. The condition is  $V_1 = GND$  to  $V_{CC}$ .


#### ORDERING INFORMATION


TYPE NUMBER	PACKAGES						
I THE NUMBER	PINS	PACKAGE	MATERIAL	CODE			
74HL33373D	24	so	plastic	S024/SOT137A			
74HL33373DB	24	SSOP	plastic	SSOP24/SOT340			


PIN	SYMBOL	NAME AND FUNCTION		
1, 2, 3, 4, 9, 10, 11, 12	Q <sub>0</sub> to Q <sub>7</sub>	data outputs		
5, 6, 7, 8	GND	ground (0 V)		
13	LE	latch enable		
23, 22, 21, 20, 17, 16, 15, 14	D <sub>0</sub> to D <sub>7</sub>	data inputs		
18, 19	V <sub>cc</sub>	positive supply voltage		
24	ŌĒ	output enable input (active LOW)		











## Octal D-type transparent latch; 3-state

74HL33373

#### **FUNCTION TABLE**

		INPUTS	OUTPUTS	
OPERATING MODES	ŌĒ	LE	D <sub>n</sub>	Q <sub>0</sub> to Q <sub>7</sub>
enable and read register (transparent mode)	L L	H H	H L	L H
latch and read register	L L	L L	l h	L H
latch register and disable outputs	Н	х	х	z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition

X = don't care

Z = high impedance OFF-state

#### DC characteristics for 74HL33373

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".  $I_{CC}$  category: MSI

#### AC characteristics for 74HL33373

 $GND = 0 V; t_r = t_f = 2.0 ns; C_L = 50 pF$ 

	·		T <sub>amb</sub>	(°C)				TEST CONDITIONS
SYMBOL	PARAMETER	+25		-40 to +85		UNIT	V <sub>cc</sub>	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.		(V)	WAVEI ONING
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay D <sub>n</sub> to Q <sub>n</sub>	- - -	16.0 6.0 4.0	- - -	17.6 6.6 4.4	ns	1.2 2.0 3.0	Fig.6
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay LE to Q <sub>n</sub>	- - -	17.6 6.6 4.4	- - -	19.2 7.2 4.8	ns	1.2 2.0 3.0	Fig.7
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time OE to Q <sub>n</sub>	- -	18.4 6.9 4.6	- - -	20.0 7.5 5.0	ns	1.2 2.0 3.0	Fig.8
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time OE to Q <sub>n</sub>	 - -	18.8 7.0 4.7	  -  -	20.2 7.6 5.1	ns	1.2 2.0 3.0	Fig.8
t <sub>w</sub>	LE pulse width HIGH	3.0 2.0	-	3.8 2.5	= -	ns	2.0 3.0	Fig.7
t <sub>su</sub>	set-up time D <sub>n</sub> to LE	2.0 0.8 0.5	1 1	2.2 0.9 0.6	- - -	ns	1.2 2.0 3.0	Fig.9
t <sub>h</sub>	hold time D <sub>n</sub> to LE	2.0 0.8 0.5	- -	2.2 0.9 0.6	- - -	ns	1.2 2.0 3.0	Fig.9

## Octal D-type transparent latch; 3-state

#### **AC WAVEFORMS**




Fig.6 Waveforms showing the input (Dn) to output (Q<sub>n</sub>) propagation delays and the output transition times.




Fig.8 Waveforms showing the 3-state enable and disable times

Notes:

- (1)
- $$\begin{split} &V_{M}=0.6~V~at~V_{CC}=1.2~V.\\ &V_{M}=1.0~V~at~V_{CC}=2.0~V.\\ &V_{M}=1.5~V~at~V_{CC}=3.0~V.\\ &V_{OL}~and~V_{OH}~are~the~typical~output~voltage~drop~that~occur~with~the \end{split}$$
  (2)3-state output load.




Fig.7 Waveforms showing the latch enable input (LE) pulse width, the latch enable input to output (Qn) propagation delays and the output transition times.




Fig.9 Waveforms showing the data set-up and hold times for th D<sub>n</sub> input to the LE input.

#### Note to Fig.9:

The shaded areas indicate when the input is permitted to change for predictable output performance.

## Octal D-type flip-flop; positive edge-trigger; 3-state

74HL33374

#### **FEATURES**

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ±0.3 V supply
- CMOS low power consumption
- · Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- 3-state outputs
- Direct interface with TTL levels
- 5 V to 3.3 V level shifting

#### DESCRIPTION

The 74HL33374 is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A clock (CP) input and an output enable (OE) are common to all flip-flops.

The 8 flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition.

When OE is LOW, the contents of the 8 flip-flops are available at the outputs. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops.

The "374" is functionally identical to the "534", but has non-inverting outputs.

#### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}\text{C}$ ;  $t_r = t_f = 2.0 \, \text{ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>	C <sub>L</sub> = 50 pF V <sub>CC</sub> = 3.3 V	3.2	ns
f <sub>max</sub>	maximum clock frequency		350	MHz
Cı	input capacitance		3.0	pF
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	28	pF

#### Notes to the quick reference data

- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W):  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;

  - f<sub>o</sub> = output frequency in MHz; V<sub>CC</sub> = supply voltage in V;
  - $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>o</sub>) = sum of outputs.
- 2. The condition is  $V_1 = GND$  to  $V_{CC}$ .


#### ORDERING INFORMATION


TYPE NUMBER	PACKAGES						
TIPE NOWBER	PINS	PACKAGE	MATERIAL	CODE			
74HL33374D	24	SO	plastic	SO24/SOT137A			
74HL33374DB	24	SSOP	plastic	SSOP24/SOT340			


PIN	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4, 9, 10, 11, 12	Q <sub>0</sub> to Q <sub>7</sub>	data outputs
5, 6, 7, 8	GND	ground (0 V)
13	CP	clock input
23, 22, 21, 20, 17, 16, 15, 14	D <sub>0</sub> to D <sub>7</sub>	data inputs
18, 19	$v_{cc}$	positive supply voltage
24	ŌĒ	output enable input (active LOW)


## Octal D-type flip-flop; positive edge-trigger; 3-state


74HL33374











74HL33374

#### **FUNCTION TABLE**

00004700440050		INPUTS	OUTPUTS	
OPERATING MODES	ŌĒ	СР	D <sub>n</sub>	Q <sub>0</sub> to Q <sub>7</sub>
load and read register	L	<b>↑</b>	l h	L H
load register and disable outputs	H H	<b>↑</b>	l h	Z Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition

Z = high impedance OFF-state

1 = LOW-to-HIGH CP transition

#### DC characteristics for 74HL33374

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".  $I_{CC}$  category: MSI

#### AC characteristics for 74HL33374

 $GND = 0 V; t_r = t_f = 2.0 \text{ ns}; C_1 = 50 \text{ pF}$ 

			T <sub>amb</sub>	(°C)			TEST CONDITIONS	
SYMBOL	PARAMETER	+	25	-40 t	o +85	UNIT	V <sub>cc</sub>	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.		(V)	WAVEI GIIIIG
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>	- - -	17.2 6.4 4.3	- - -	18.9 7.0 4.8	ns	1.2 2.0 3.0	Fig.6
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time OE to Q <sub>n</sub>	- - -	18.4 6.9 4.6	- - -	20.0 7.5 5.0	ns	1.2 2.0 3.0	Fig.7
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time OE to Q <sub>n</sub>	- - -	18.8 7.0 4.7	- - -	20.2 7.6 5.1	ns	1.2 2.0 3.0	Fig.7
t <sub>w</sub>	CP pulse width HIGH or LOW	3.0 2.0	-	3.8 2.5	-	ns	2.0 3.0	Fig.6
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	2.0 0.8 0.5	- - -	2.2 0.9 0.6	- - -	ns	1.2 2.0 3.0	Fig.8
t <sub>n</sub>	hold time D <sub>n</sub> to CP	2.0 0.8 0.5	- - -	2.2 0.9 0.6	- - -	ns	1.2 2.0 3.0	Fig.8
f <sub>max</sub>	maximum clock pulse frequency	166 250	-	135 200	_	MHz	2.0 3.0	Fig.6

#### **AC WAVEFORMS**




Fig.6 Waveforms showing the clock (CP) to output  $(\mathbf{Q_n})$  propagation delays, the clock pulse width, the output transition times and the maximum clock pulse frequency.





Fig.8 Waveforms showing the data set-up and hold times for th  $\mathbf{D}_{\mathbf{n}}$  input.

#### Note to Fig.8:

The shaded areas indicate when the input is permitted to change for predictable output performance.



Notes:

- (1)  $V_M = 0.6 \text{ V at } V_{CC} = 1.2 \text{ V.}$   $V_M = 1.0 \text{ V at } V_{CC} = 2.0 \text{ V.}$   $V_M = 1.5 \text{ V at } V_{CC} = 3.0 \text{ V.}$ (2)  $V_{OL}$  and  $V_{OH}$  are the typical output
- (2) V<sub>OL</sub> and V<sub>OH</sub> are the typical output voltage drop that occur with the 3-state output load.

## Octal D-type transparent latch; 3-state; inverting

74HL33533

#### **FEATURES**

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ±0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- · 3-state outputs
- Direct interface with TTL levels
- 5 V to 3.3 V level shifting

#### DESCRIPTION

The 74HL33533 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable (\overline{OE}) are common to all internal latches.

The "533" consists of eight D-type transparent latches with 3-state inverting outputs. When LE is HIGH, data at the  $D_n$  inputs enter the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When  $\overline{OE}$  is LOW, the contents of the eight latches are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{OE}$  input does not affect the state of the latches.

The "533" is functionally identical to the "373", but the "373" has non-inverted outputs.

#### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r = t_f = 2.0 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $D_n$ to $\overline{Q}_n$ ; LE to $\overline{Q}_n$	$C_L = 50 \text{ pF}$ $V_{CC} = 3.3 \text{ V}$	3.0 3.0	ns
Cı	input capacitance		3.0	pF
C <sub>PD</sub>	power dissipation capacitance per latch	notes 1 and 2	25	pF

#### Notes to the quick reference data

- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W):  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$   $f_i = \text{input frequency in MHz; } C_L = \text{output load capacity in pF;}$ 
  - $f_{o}$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $\Sigma$  ( $C_{L}$  x  $V_{CC}^{2}$  x  $f_{o}$ ) = sum of outputs.
- 2. The condition is  $V_I = GND$  to  $V_{CC}$

#### ORDERING INFORMATION


56


TYPE NUMBER	PACKAGES						
I TPE NUMBER	PINS	PACKAGE	MATERIAL	CODE			
74HL33533D	24	SO	plastic	SO24/SOT137A			
74HL33533DB	24	SSOP	plastic	SSOP24/SOT340			


PIN	SYMBOL	NAME AND FUNCTION			
1, 2, 3, 4, 9, 10, 11, 12	$\overline{\mathbb{Q}}_0$ to $\overline{\mathbb{Q}}_7$	data outputs			
5, 6, 7, 8	GND	ground (0 V)			
13	LE	latch enable			
23, 22, 21, 20, 17, 16, 15, 14	D <sub>0</sub> to D <sub>7</sub>	data inputs			
18, 19	V <sub>cc</sub>	positive supply voltage			
24	ŌĒ	output enable input (active LOW)			


## Octal D-type transparent latch; 3-state; inverting


74HL33533











### **FUNCTION TABLE**

		INPUTS	OUTPUTS	
OPERATING MODES	ŌĒ	LE	D <sub>n</sub>	$\overline{\mathbf{Q}}_{0}$ to $\overline{\mathbf{Q}}_{7}$
enable and read register (transparent mode)	L	Н	L H	H L
latch and read register	L L	L L	l h	H L
latch register and disable outputs	Н	Х	х	Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition

X = don't care

Z = high impedance OFF-state

#### DC characteristics for 74HL33533

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".  $I_{CC}$  category: MSI

#### AC characteristics for 74HL33533

 $GND = 0 V; t_r = t_f = 2.0 ns; C_1 = 50 pF$ 

	SYMBOL PARAMETER		T <sub>amb</sub> (°C)				TEST CONDITIONS	
SYMBOL			+25		-40 to +85		V <sub>cc</sub>	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.		(V)	WAVEIONNO
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay D <sub>n</sub> to Q <sub>n</sub>	- - -	16.0 6.0 4.0	- - -	17.6 6.6 4.4	ns	1.2 2.0 3.0	Fig.6
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay LE to $\overline{\mathbf{Q}}_{\mathbf{n}}$	- - -	17.6 6.6 4.4	- - -	19.2 7.2 4.8	ns	1.2 2.0 3.0	Fig.7
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time $\overline{OE}$ to $\overline{Q}_n$	- - -	18.4 6.9 4.6	- - -	20.0 7.5 5.0	ns	1.2 2.0 3.0	Fig.8
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time $\overline{OE}$ to $\overline{Q}_n$	- - -	18.8 7.0 4.7	- - -	20.2 7.6 5.1	ns	1.2 2.0 3.0	Fig.8
t <sub>w</sub>	LE pulse width HIGH	3.0 2.0	_	3.8 2.5	-	ns	2.0 3.0	Fig.7
t <sub>su</sub>	set-up time D <sub>n</sub> to LE	2.0 0.8 0.5	- - -	2.2 0.9 0.6	- - -	ns	1.2 2.0 3.0	Fig.9
t <sub>h</sub>	hold time D <sub>n</sub> to LE	2.0 0.8 0.5	- -	2.2 0.9 0.6	- - -	ns	1.2 2.0 3.0	Fig.9

#### **AC WAVEFORMS**




Fig.6 Waveforms showing the input ( $\Omega_n$ ) to output ( $\overline{\Omega}_n$ ) propagation delays and the output transition times.




Fig.7 Waveforms showing the latch enable input (LE) pulse width, the latch enable input to output  $(\overline{\Omega}_n)$  propagation delays and the output transition times.




Fig.8 Waveforms showing the 3-state enable and disable times




Fig.9 Waveforms showing the data set-up and hold times for th D<sub>n</sub> input to the LE input.

#### Note to Fig.9:

The shaded areas indicate when the input is permitted to change for predictable output performance.

Notes: (1)  $V_M = 0.6 \text{ V}$  at  $V_{CC} = 1.2 \text{ V}$ .  $V_M = 1.0 \text{ V}$  at  $V_{CC} = 2.0 \text{ V}$ .  $V_M = 1.5 \text{ V}$  at  $V_{CC} = 3.0 \text{ V}$ . (2)  $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the 3-state output load.

## Octal D-type flip-flop; positive edge-trigger; 3-state;inverting

74HL33534

#### **FEATURES**

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ±0.3 V supply
- · CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- · 3-state inverting outputs
- Direct interface with TTL levels
- 5 V to 3.3 V level shifting

#### DESCRIPTION

The 74HL33534 is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A clock (CP) input and an output enable (OE) are common to all flip-flops.

The 8 flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH CP transition.

When  $\overline{OE}$  is LOW, the contents of the 8 flip-flops are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

The "534" is functionally identical to the "374", but has inverting outputs.

#### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}\text{C}$ ;  $t_r = t_f = 2.0 \, \text{ns}$ 

SYMBOL	PAR.\METER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay CP to $\overline{\mathbf{Q}}_{\mathbf{n}}$	C <sub>L</sub> = 50 pF V <sub>CC</sub> = 3.3 V	3.2	ns
f <sub>max</sub>	maximum clock frequency		350	MHz
Cı	input capacitance		3.0	pF
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	28	pF

#### Notes to the quick reference data

- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W):
  - $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i = \text{input frequency in MHz; } C_L = \text{output load capacity in pF;}$
  - $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;
  - $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$
- 2. The condition is  $V_I = GND$  to  $V_{CC}$ .


#### ORDERING INFORMATION


TYPE NUMBER	PACKAGES						
I TPE NUMBER	PINS	PACKAGE	MATERIAL	CODE			
74HL33534D	24	so	plastic	SO24/SOT137A			
74HL33534DB	24	SSOP	plastic	SSOP24/SOT340			


PIN	SYMBOL	NAME AND FUNCTION			
1, 2, 3, 4, 9, 10, 11, 12	$\overline{\mathbb{Q}}_0$ to $\overline{\mathbb{Q}}_7$	data outputs			
5, 6, 7, 8	GND	ground (0 V)			
13	CP	clock input			
23, 22, 21, 20, 17, 16, 15, 14	D <sub>0</sub> to D <sub>7</sub>	data inputs			
18, 19	V <sub>cc</sub>	positive supply voltage			
24	ŌĒ	output enable input (active LOW)			


## Octal D-type flip-flop; positive edge-trigger; 3-state;inverting


74HL33534











## Octal D-type flip-flop; positive edge-trigger; 3-state;inverting

74HL33534

#### **FUNCTION TABLE**

	-	INPUTS	OUTPUTS	
OPERATING MODES	ŌĒ	СР	D <sub>n</sub>	$\overline{\mathbf{Q}}_0$ to $\overline{\mathbf{Q}}_7$
load and read register	L L	<b>↑</b>	l h	H
load register and disable outputs	H H	↑ ↑	l h	Z Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition

Z = high impedance OFF-state

↑ = LOW-to-HIGH CP transition

#### DC characteristics for 74HL33534

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".  $I_{\rm CC}$  category: MSI

#### AC characteristics for 74HL33534

 $GND = 0 V; t_r = t_f = 2.0 ns; C_i = 50 pF$ 

	SYMBOL PARAMETER		T <sub>amb</sub>	(°C)			TEST CONDITIONS	
SYMBOL			+25		-40 to +85		V <sub>cc</sub>	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.		(V)	WAVEI OIIIIIS
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay CP to $\overline{\mathbf{Q}}_{\mathbf{n}}$	- - -	17.2 6.4 4.3	; <del>-</del> - -	18.9 7.0 4.8	ns	1.2 2.0 3.0	Fig.6
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time $\overline{OE}$ to $\overline{Q}_n$	- - -	18.4 6.9 4.6	- - -	20.0 7.5 5.0	ns	1.2 2.0 3.0	Fig.7
t <sub>PHZ</sub> /t <sub>PLZ</sub>	$\overline{\text{OE}}$ to $\overline{\text{Q}}_{\text{n}}$	- - -	18.8 7.0 4.7	- - -	20.2 7.6 5.1	ns	1.2 2.0 3.0	Fig.7
t <sub>w</sub>	CP pulse width HIGH or LOW	3.0 2.0	-	3.8 2.5	-	ns	2.0 3.0	Fig.6
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	2.0 0.8 0.5	- -	2.2 0.9 0.6	- - -	ns	1.2 2.0 3.0	Fig.8
t <sub>h</sub>	hold time D <sub>n</sub> to CP	2.0 0.8 0.5	- - -	2.2 0.9 0.6	- - -	ns	1.2 2.0 3.0	Fig.8
f <sub>max</sub>	maximum clock pulse frequency	166 250	<u>-</u>	135 200	-	MHz	2.0 3.0	Fig.6

tPZL

<sup>t</sup>PZH

## Octal D-type flip-flop; positive edge-trigger; 3-state; inverting

74HL33534

VM(1)

V<sub>M</sub>(1)

outputs enabled

#### **AC WAVEFORMS**





Fig.6 Waveforms showing the clock (CP) to output  $(\overline{Q}_n)$  propagation delays, the clock pulse width, the output transition times and the maximum clock pulse frequency.



OE INPUT




Fig.8 Waveforms showing the data set-up and hold times for th D, input.

#### Note to Fig.8:

The shaded areas indicate when the input is permitted to change for predictable output performance.

$$\begin{split} &V_{\rm M}=0.6~{\rm V~at~V_{CC}}=1.2~{\rm V.}\\ &V_{\rm M}=1.0~{\rm V~at~V_{CC}}=2.0~{\rm V.}\\ &V_{\rm M}=1.5~{\rm V~at~V_{CC}}=3.0~{\rm V.}\\ &V_{\rm OL}~{\rm and~V_{OH}}~{\rm are~the~typical~output}\\ &{\rm voltage~drop~that~occur~with~the} \end{split}$$
3-state output load.

/<sub>OL</sub> + 0.3 V

V<sub>OH</sub> - 0.3 V

outputs

## Octal transceiver with dual enable; 3-state; inverting

74HL33620

#### **FEATURES**

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ±0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- Inverting 3-state outputs
- Direct interface with TTL levels

#### DESCRIPTION

The 74HL33620 is a high-performance, low-power, low-voltage, Si-gate CMOS device superior to most advanced CMOS compatible TTL families.

The 74HL33620 is an octal transceiver featuring inverting 3-state bus compatible outputs in both send and receive directions.

This octal bus transceiver is designed for asynchronous two-way communication between data buses. The control function implementation allows maximum flexibility in timing. This device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic levels at the enable inputs (OEAB, OEBA). The enable inputs can be used to disable the device so that the buses are effectively isolated. The dual enable function configuration gives this transceiver the capability to store data by simultaneous enabling of OE<sub>AB</sub> and OE<sub>BA</sub>. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of the bus lines are at high impedance OFF-state, both sets of bus lines will remain at their last states. The 8-bit codes appearing on the two sets of buses will be complementary. The "620" is identical to the "623" but has inverting outputs.

#### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}\text{C}$ ;  $t_r = t_f = 2.0 \, \text{ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $A_n$ to $B_n$ ; $B_n$ to $A_n$	C <sub>L</sub> = 50 pF V <sub>CC</sub> = 3.3 V	2.2	ns
Cı	input capacitance		3.0	pF
C <sub>PD</sub>	power dissipation capacitance per buffer	notes 1 and 2	35	pF

#### Notes to the quick reference data

- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W):  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $\Sigma (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.
- 2. The condition is  $V_1 = GND$  to  $V_{CC}$ .


#### ORDERING INFORMATION


TYPE NUMBER	PACKAGES					
I TPE NUMBER	PINS	PACKAGE	MATERIAL	CODE		
74HL33620D	24	so	plastic	SO24/SOT137A		
74HL33620DB	24	SSOP	plastic	SSOP24/SOT340		

PIN	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4, 9, 10, 11, 12	A <sub>0</sub> to A <sub>7</sub>	data inputs/outputs
5, 6, 7, 8	GND	ground (0 V)
13	ŌĒ <sub>BA</sub>	output enable input (active LOW)
14, 15, 16, 17, 20, 21, 22, 23	B <sub>7</sub> to B <sub>0</sub>	data inputs/outputs
18, 19	V <sub>cc</sub>	positive supply voltage
24	OE <sub>AB</sub>	output enable input (active HIGH)

## Octal transceiver with dual enable; 3-state; inverting

74HL33620








Fig.3 IEC logic symbol.

### **FUNCTION TABLE**

ENABLE	INPUTS	OPERATION		
OE <sub>AB</sub>	OE <sub>BA</sub>			
L	L	B data to A bus		
Н	Н	Ā data to B bus		
L	Н	Z		
Н	L	B data to A bus, A data to B bus		

H = HIGH voltage level

L = LOW voltage level

Z = high impedance OFF-state

# Octal transceiver with dual enable; 3-state; inverting

74HL33620

#### DC characteristics for 74HL33620

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".  $I_{\rm CC}$  category: MSI

#### AC characteristics for 74HL33620

GND = 0 V;  $t_r = t_f = 2.0 \text{ ns}$ ;  $C_i = 50 \text{ pF}$ 

		T <sub>amb</sub> (°C)					TEST CONDITIONS	
SYMBOL	PARAMETER	+25		-40 to +85		UNIT	V <sub>cc</sub>	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.		(V)	WAVEIOIIIIIO
	propagation delay	-	14.0	-	16.0	1.	1.2	
t <sub>PHL</sub> /t <sub>PLH</sub>	A <sub>n</sub> to B <sub>n</sub> ;	-	5.3	-	6.0	ns	2.0	Fig. 4
	B <sub>n</sub> to A <sub>n</sub>	-	3.5	-	4.0		3.0	
	2 state sutput anable time	-	13.1	-	14.3		1.2	
	3-state output enable time OE <sub>AB</sub> to B <sub>n</sub>	-	5.7	-	6.1	ns	2.0	Fig. 5, 6
		-	4.2	-	4.5		3.0	
	3-state output disable time OE <sub>AB</sub> to B <sub>n</sub>	-	14.3	-	15.5		1.2	
$t_{PHZ}/t_{PLZ}$		-	6.1	-	6.6	ns	2.0	Fig. 5, 6
		-	4.5	-	4.8		3.0	1:
	2 state output applie time	-	12.3	-	13.5		1.2	
$t_{PZH}/t_{PZL}$	3-state output enable time OE <sub>BA</sub> to A <sub>n</sub>	-	5.4	-	5.8	ns	2.0	Fig. 5, 6
		-	4.0	-	4.3		3.0	
	2 state output disable time	-	12.3	-	13.9		1.2	
	3-state output disable time OE <sub>BA</sub> to A <sub>n</sub>	-	5.4	-	6.0	ns	2.0	Fig. 5, 6
		-	4.0	-	4.3		3.0	

## Octal transceiver with dual enable; 3-state; inverting

74HL33620

#### **AC WAVEFORMS**





Fig. 4 Waveforms showing the input (Any B<sub>n</sub>) to output (B<sub>n</sub>, A<sub>n</sub>) propagation delays and the output transition times



enable and disable times for OEAB input.




Fig.6 Waveforms showing the 3-state enable and disable times for  $\overline{OE}_{AB}$  input.

PULSE GENERATOR

Fig. 7 Test conditions: Load circuitry for enable / disable times; switch set to 6 V for t<sub>PLZ</sub>/t<sub>PZL</sub>, switch set to GND for t<sub>PHZ</sub>/t<sub>PZH</sub> otherwise do not connect.

Notes:

(2) 3-state output load.

### 74HL33623

#### **FEATURES**

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ±0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- Non-inverting 3-state outputs
- · Direct interface with TTL levels

#### DESCRIPTION

The 74HL33623 is a high-performance, low-power, low-voltage, Si-gate CMOS device superior to most advanced CMOS compatible TTL families.

The 74HL33623 is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions.

This octal bus transceiver is designed for asynchronous two-way communication between data buses. The control function implementation allows maximum flexibility in timing. This device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic levels at the enable inputs ( $OE_{AB}$ ,  $\overline{OE}_{BA}$ ). The enable inputs can be used to disable the device so that the buses are effectively isolated. The dual enable function configuration gives this transceiver the capability to store data by simultaneous enabling of OE<sub>AB</sub> and OE<sub>BA</sub>. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of the bus lines are at high impedance OFF-state, both sets of bus lines will remain at their last states. The 8-bit codes appearing on the two sets of buses will be identical. The "623" is identical to the "620"

but has true (non-inverting) outputs.

#### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}\text{C}$ ;  $t_r = t_f = 2.0 \, \text{ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay A <sub>n</sub> to B <sub>n</sub> ; B <sub>n</sub> to A <sub>n</sub>	C <sub>L</sub> = 50 pF V <sub>CC</sub> = 3.3 V	2.2	ns
Cı	input capacitance		3.0	pF
C <sub>PD</sub>	power dissipation capacitance per buffer	notes 1 and 2	35	рF

#### Notes to the quick reference data

- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W):  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:
  - f<sub>i</sub> = input frequency in MHz; C<sub>L</sub> = output load capacity in pF;
  - $f_{o}$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $\Sigma$  (C<sub>L</sub> x  $V_{CC}^2$  x  $f_{o}$ ) = sum of outputs.
- 2. The condition is  $V_1 = GND$  to  $V_{CC}$


#### **ORDERING INFORMATION**


TYPE NUMBER	PACKAGES						
I TPE NUMBER	PINS	PACKAGE	MATERIAL	CODE			
74HL33623D	24	SO	plastic	SO24/SOT137A			
74HL33623DB	24	SSOP	plastic	SSOP24/SOT340			

PIN	SYMBOL	NAME AND FUNCTION	
1, 2, 3, 4, 9, 10, 11, 12	A <sub>0</sub> to A <sub>7</sub>	data inputs/outputs	
5, 6, 7, 8	GND	ground (0 V)	
13	ŌE <sub>BA</sub>	output enable input (active LOW)	
14, 15, 16, 17, 20, 21, 22, 23	B <sub>7</sub> to B <sub>0</sub>	data inputs/outputs	
18, 19	V <sub>cc</sub>	positive supply voltage	
24	OE <sub>AB</sub>	output enable input (active HIGH)	

## Octal transceiver with dual enable; 3-state

74HL33623





## 13 EN1 EN2 d $\nabla_1$ 23 $\overline{\triangleright}$ 2▽ **22 2**1 ▲ 20 17 10 ₹ **1**6 11 ₹ 15 12 ₹ **1**4 Fig.3 IEC logic symbol.

#### **FUNCTION TABLE**

ENABLE	INPUTS	OPERATION			
OE <sub>AB</sub>	OE <sub>BA</sub>	OFERATION			
L	L	B data to A bus			
Н	Н	A data to B bus			
L	Н	Z			
Н	L	B data to A bus, A data to B bus			

H = HIGH voltage level

L = LOW voltage level

Z = high impedance OFF-state

74HL33623

#### DC characteristics for 74HL33623

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".  $I_{\rm CC}$  category: MSI

### AC characteristics for 74HL33623

GND = 0 V;  $t_r = t_f = 2.0 \text{ ns}$ ;  $C_1 = 50 \text{ pF}$ 

		T <sub>amb</sub> (°C)				TEST CONDITIONS		
SYMBOL	PARAMETER	+25		-40 to +85		UNIT	V <sub>cc</sub>	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.		(V)	WAVEI ORWIS
	propagation delay	-	14.0	-	16.0		1.2	
t <sub>PHL</sub> /t <sub>PLH</sub>	A <sub>n</sub> to B <sub>n</sub> ;	-	5.3	-	6.0	ns		Fig. 4
	B <sub>n</sub> to A <sub>n</sub>	-	3.5	-	4.0		3.0	
	3-state output enable time OE <sub>AB</sub> to B <sub>n</sub>	-	13.1	-	14.3		1.2	
		-	5.7	-	6.1	ns	2.0	Fig. 5, 6
		-	4.2	-	4.5		3.0	
	3-state output disable time	-	14.3	-	15.5		1.2	
$t_{PHZ}/t_{PLZ}$	OE <sub>AB</sub> to B <sub>n</sub>	-	6.1	-	6.6	ns	2.0	Fig. 5, 6
		-	4.5	-	4.8		3.0	
	3-state output enable time	-	12.3	-	13.5		1.2	
$t_{PZH}/t_{PZL}$		-	5.4	-	5.8	ns	2.0	Fig. 5, 6
	OE <sub>BA</sub> to A <sub>n</sub>	-	4.0	-	4.3		3.0	
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time	-	12.3	-	13.9		1.2	
	OE <sub>BA</sub> to A <sub>n</sub>	-	5.4	-	6.0	ns		Fig. 5, 6
		-	4.0	-	4.3		3.0	

# **AC WAVEFORMS**





Fig. 4 Waveforms showing the input  $(A_n, B_n)$  to output  $(B_n, A_n)$  propagation delays and the output transition times.



Notes: (1)  $V_M = 0.6 \text{ V}$  at  $V_{CC} = 1.2 \text{ V}$ .  $V_M = 1.0 \text{ V}$  at  $V_{CC} = 2.0 \text{ V}$ .  $V_M = 1.5 \text{ V}$  at  $V_{CC} = 3.0 \text{ V}$ . (2)  $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the 3-state output load.




Fig.5 Waveforms showing the 3-state enable and disable times for  ${\sf OE}_{\sf AB}$  input.




Fig.7 Test conditions: Load circuitry for enable / disable times; switch set to 6 V for  $t_{PLZ}/t_{PZL}$ , switch set to GND for  $t_{PHZ}/t_{PZH}$  otherwise do not connect.

# Octal transceiver with direction pin; 3-state; inverting

74HL33640

#### **FEATURES**

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ±0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- · Inverting 3-state outputs
- · Direct interface with TTL levels

#### DESCRIPTION

The 74HL33640 is a high-performance, low-power, low-voltage, Si-gate CMOS device superior to most advanced CMOS compatible TTL families.

The 74HL33640 is an octal transceiver featuring inverting 3-state bus compatible outputs in both send and receive directions. The "640" features an output enable ( $\overline{OE}$ ) input for easy cascading and a send/receive (DIR) input for direction control.  $\overline{OE}$  controls the outputs so that the buses are effectively isolated.

The "640" is identical to the "245" but has inverting outputs.

### **FUNCTION TABLE**

INP	UTS	INPUTS	/OUTPUT
ŌĒ	DIR	A <sub>n</sub>	B <sub>n</sub>
L	L	$A = \overline{B}$	inputs
L	Н	inputs	$B = \overline{A}$
Н	Х	Z	Z

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}\text{C}$ ;  $t_r = t_f = 2.0 \, \text{ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $A_n$ to $B_n$ ; $B_n$ to $A_n$	C <sub>L</sub> = 50 pF V <sub>CC</sub> = 3.3 V	2.2	ns
Cı	input capacitance		3.0	pF
C <sub>PD</sub>	power dissipation capacitance per buffer	notes 1 and 2	35	pF

# Notes to the quick reference data

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$ 

2. The condition is  $V_I = GND$  to  $V_{CC}$ .

# **ORDERING INFORMATION**


TYPE NUMBER	PACKAGES							
I TPE NOWBER	PINS	PACKAGE	MATERIAL	CODE				
74HL33640D	24	SO	plastic	SO24/SOT137A				
74HL33640DB	24	SSOP	plastic	SSOP24/SOT340				


### **PINNING**


PIN	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4, 9, 10, 11, 12	A <sub>0</sub> to A <sub>7</sub>	data inputs/outputs
5, 6, 7, 8	GND	ground (0 V)
13	ŌĒ	output enable input (active LOW)
14, 15, 16, 17, 20, 21, 22, 23	B <sub>7</sub> to B <sub>0</sub>	data inputs/outputs
18, 19	V <sub>cc</sub>	positive supply voltage
24	DIR	direction control

# Octal transceiver with direction pin; 3-state; inverting

74HL33640







# Octal transceiver with direction pin; 3-state; inverting

74HL33640

# DC characteristics for 74HL33640

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".  $I_{\rm CC}$  category: MSI

# AC characteristics for 74HL33640


 $GND = 0 V; t_r = t_f = 2.0 ns; C_1 = 50 pF$ 


				T <sub>amb</sub> (°C)				TEST CONDITIONS
SYMBOL	PARAMETER	+25		-40 to +85		UNIT	V <sub>cc</sub>	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.		(V)	WAVEFORING
	propagation delay	-	14.0	-	16.0		1.2	
t <sub>PHL</sub> /t <sub>PLH</sub>	A <sub>n</sub> to B <sub>n</sub> ;	-	5.3	-	6.0	ns	2.0	Fig. 4
	B <sub>n</sub> to A <sub>n</sub>	-	3.5	-	4.0		3.0	
	3-state output enable time	-	17.8	-	20.7		1.2	
t <sub>PZH</sub> /t <sub>PZL</sub>	OE to A <sub>n</sub> ;	-	7.5	-	8.5	ns	2.0	Fig. 5, 6
	OE to B <sub>n</sub>	-	5.4	-	6.1		3.0	
	3-state output disable time	-	15.0	-	16.7		1.2	
t <sub>PHZ</sub> /t <sub>PLZ</sub>	OE to A <sub>n</sub> ;	-	6.4	-	7.0	ns	2.0	Fig. 5, 6
	OE to B <sub>n</sub>	-	4.7	-	5.1		3.0	
	3-state output enable time	-	21.4	-	23.5		1.2	
t <sub>PZH</sub> /t <sub>PZL</sub>	DIR to A <sub>n</sub> ;	-	8.8	-	9.6	ns	2.0	Fig. 5, 6
	DIR to B <sub>n</sub>	-	6.3	-	6.8		3.0	
	3-state output disable time	-	17.4	-	19.0		1.2	
	DIR to A <sub>n</sub> ;	-	7.3	-	7.9	ns	2.0	Fig. 5, 6
	DIR to B	-	5.3	-	5.7		3.0	

# Octal transceiver with direction pin; 3-state; inverting


74HL33640

# **AC WAVEFORMS**





for  $t_{\text{PLZ}}/t_{\text{PZL}}$ , switch set to GND for  $t_{PHZ}/t_{PZH}$  otherwise do not connect.



- Notes:
- $$\begin{split} &V_{\text{M}} = 0.6 \text{ V at V}_{\text{CC}} = 1.2 \text{ V.} \\ &V_{\text{M}} = 1.0 \text{ V at V}_{\text{CC}} = 2.0 \text{ V.} \\ &V_{\text{M}} = 1.5 \text{ V at V}_{\text{CC}} = 3.0 \text{ V.} \\ &V_{\text{OL}} \text{ and V}_{\text{OH}} \text{ are the typical output voltage drop that occur with the} \end{split}$$
  3-state output load.

# Octal bus transceiver/register; 3-state

74HL33646

### **FEATURES**

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ±0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- · 3-state outputs
- . Direct interface with TTL levels

### DESCRIPTION

The 74HL33646 consist of 8 non-inverting bus transceiver circuits with 3-state outputs. D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the internal registers. Data on the 'A' or 'B' bus will be clocked in the internal registers, as the appropiate clock (CPAB or CPBA) goes to a HIGH logic level. Output enable (OE) and direction (DIR) inputs are provided to control the transceiver function. In the transceiver mode, data present at the high-impedance port may be stored in either the 'A' or 'B' register, or in both. The select source inputs (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The direction (DIR) input determines which bus will receive data when OE is active (LOW). In the isolation mode (OE = HIGH), 'A' data may be stored in the 'B' register and/or 'B' data may be stored in the 'A' register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, 'A' or 'B' may be driven at a time.

The '646' is functionally identical to the '648', but has non-inverting data paths.

### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r = t_f$  = 2.0 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay A <sub>n</sub> , B <sub>n</sub> to B <sub>n</sub> , A <sub>n</sub>	C <sub>L</sub> = 50 pF V <sub>CC</sub> = 3.3 V	3.2	ns
f <sub>max</sub>	maximum clock frequency		350	MHz
Cı	input capacitance		3.0	pF
C <sub>PD</sub>	power dissipation capacitance per latch	notes 1 and 2	35	pF

## Notes to the quick reference data


- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W):  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:
  - f<sub>i</sub> = input frequency in MHz; C<sub>L</sub> = output load capacity in pF;
  - $f_{o}^{}=$  output frequency in MHz;  $V_{CC}^{}=$  supply voltage in V;  $\Sigma$  ( $C_{L}^{}$  x  $V_{CC}^{}^{2}$  x  $f_{o}^{}$ ) = sum of outputs.
- 2. The condition is  $V_1 = GND$  to  $V_{CC}$ .


### ORDERING INFORMATION


TYPE NUMBER	PACKAGES							
THE NUMBER	PINS PACKAGE		MATERIAL	CODE				
74HL33646D	28	SO	plastic	SO28/SOT136A				
74HL33646DB	28	SSOP	plastic	SSOP28/SOT341				


# **PINNING**


PIN	SYMBOL	NAME AND FUNCTION
1	ŌĒ	output enable input (active LOW)
2, 3, 4, 5, 10, 11, 12, 13	A <sub>0</sub> to A <sub>7</sub>	'A' data inputs/outputs
6, 7, 8, 9	GND	ground (0 V)
14	DIR	direction control input
15	S <sub>BA</sub>	select 'B' to 'A' source input
16	CP <sub>BA</sub>	'B' to 'A' clock input (Low-to-High, edge-triggered)
26, 25, 24, 23, 20, 19, 18, 17	B <sub>0</sub> to B <sub>7</sub>	'B' data inputs/outputs
21, 22	V <sub>cc</sub>	positive supply voltage
27	S <sub>AB</sub>	select 'A' to 'B' source input
28	CP <sub>AB</sub>	'A' to 'B' clock input (Low-to-High, edge-triggered)











# Octal bus transceiver/register; 3-state

74HL33646

# **FUNCTION TABLE**

	INPUTS					DATA I/O *		FUNCTION
ŌĒ	DIR	CPAB	CPBA	SAB	SBA	A <sub>0</sub> to A <sub>7</sub>	B <sub>0</sub> to B <sub>7</sub>	FUNCTION
X X	X X	↑ X	X ↑	X X	X	input un*	un* input	store A, B unspecified* store B, A unspecified*
H	X X	↑ H or L	↑ H or L	X X	X X	input	input	store A and B data, isolation hold storage
L L	L L	X X	X H or L	X X	L H	output	input	real-time B data to A bus stored B data to A bus
L L	H H	X H or L	X X	L H	X X	input	output	real-time A data to B bus stored A data to B bus

<sup>\*</sup> The data output functions may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled, i.e., data at

the bus inputs will be stored on every LOW-to-HIGH transition on the clock inputs. un = unspecified

H = HIGH voltage level

L = LOW voltage level

X = don't care

↑ = LOW-to-HIGH level transition

74HL33646

# DC characteristics for 74HL33646

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications". I<sub>CC</sub> category: MSI

AC characteristics for 74HL33646 GND = 0 V; t = t = 2.0 ns; C<sub>1</sub> = 50 pF

			Tamb	(°C)				TEST CONDITIONS	
SYMBOL	PARAMETER	+25		-40 to +85		UNIT	V <sub>cc</sub>	WAVEFORMS	
		MIN.	MAX.	MIN.	MAX.		(V)	WAVEFORING	
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay A <sub>n</sub> , B <sub>n</sub> to B <sub>n</sub> , A <sub>n</sub>	- - -	18.0 6.8 4.5	- - -	20.8 7.8 5.2	ns	1.2 2.0 3.0	Fig.6	
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay CP <sub>AB</sub> , CP <sub>BA</sub> to B <sub>n</sub> , A <sub>n</sub>	- - -	22.8 8.6 5.7	- - -	26.4 9.9 6.6	ns	1.2 2.0 3.0	Fig.7	
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay S <sub>AB</sub> , S <sub>BA</sub> to B <sub>n</sub> , A <sub>n</sub>	- - -	23.2 8.6 5.8	- - -	26.8 10.1 6.7	ns	1.2 2.0 3.0	Fig.8	
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time <del>OE</del> to A <sub>n</sub> , B <sub>n</sub>	- -	17.8 7.5 5.4	- - -	20.7 8.5 6.5	ns	1.2 2.0 3.0	Fig.9	
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time OE to A <sub>n</sub> , B <sub>n</sub>	- - -	15.0 6.4 4.7	- - -	16.7 7.0 5.1	ns	1.2 2.0 3.0	Fig.9	
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time DIR to A <sub>n</sub> , B <sub>n</sub>	- - -	21.4 8.8 6.3	- - -	23.5 9.6 6.8	ns	1.2 2.0 3.0	Fig.10	
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time DIR to A <sub>n</sub> , B <sub>n</sub>	- - -	17.4 7.3 5.3	- - -	19.0 7.9 5.7	ns	1.2 2.0 3.0	Fig.10	
t <sub>w</sub>	clock pulse width HIGH or LOW CP <sub>AB</sub> or CP <sub>BA</sub>	3.0 3.0	_	3.7 2.5	<del>-</del> -	ns	2.0 3.0	Figs 6 and 8	
t <sub>su</sub>	set-up time A <sub>n</sub> , B <sub>n</sub> to CP <sub>AB</sub> , CP <sub>BA</sub>	0.5	- - -	0.5	- - -	ns	1.2 2.0 3.0	Fig.7	
t <sub>h</sub>	hold time A <sub>n</sub> , B <sub>n</sub> to CP <sub>AB</sub> , CP <sub>BA</sub>	0.5	- - -	0.5	- - -	ns	1.2 2.0 3.0	Fig.7	
f <sub>max</sub>	maximum clock pulse frequency	166 250	_	135 200	-	ns	2.0 3.0	Fig.7	

### **AC WAVEFORMS**




Fig.6 Waveforms showing the input  $A_n$ ,  $B_n$  to output  $B_n$ ,  $A_n$  propagation delays and the output transition times.




Fig.7 Waveforms showing the  $A_n$ ,  $B_n$  to  $CP_{AB}$ ,  $CP_{BA}$  set-up and hold times, clock  $CP_{AB}$ ,  $CP_{BA}$  pulse width, maximum clock pulse frequency and the  $CP_{AB}$ ,  $CP_{BA}$  to output  $B_n$ ,  $A_n$  propagation delays.




Fig.8 Waveforms showing the input  $S_{AB}$ ,  $S_{BA}$  to output  $B_n$ ,  $A_n$  propagation delay times and output transition times.




Fig.9 Waveforms showing the input  $\overline{OE}$  to output  $A_n$ ,  $B_n$  3-state enable and disable times.


Notes:

- (1)  $V_M = 0.6 \text{ V at } V_{CC} = 1.2 \text{ V.}$   $V_M = 1.0 \text{ V at } V_{CC} = 2.0 \text{ V.}$  $V_M = 1.5 \text{ V at } V_{CC} = 3.0 \text{ V.}$
- (2) V<sub>OL</sub> and V<sub>OH</sub> are the typical output voltage drop that occur with the 3-state output load.

# Octal bus transceiver/register; 3-state

74HL33646

# **AC WAVEFORMS (Continued)**




**Notes:** 


- $$\begin{split} &V_{\text{M}} = 0.6 \text{ V at V}_{\text{CC}} = 1.2 \text{ V.} \\ &V_{\text{M}} = 1.0 \text{ V at V}_{\text{CC}} = 2.0 \text{ V.} \\ &V_{\text{M}} = 1.5 \text{ V at V}_{\text{CC}} = 3.0 \text{ V.} \\ &V_{\text{OL}} \text{ and V}_{\text{OH}} \text{ are the typical output voltage drop that occur with the} \end{split}$$
  (1)
- (2) 3-state output load.

# Octal bus transceiver/register; 3-state


# 74HL33646

# **APPLICATION INFORMATION**







Real-time transfer; bus A to bus B



Storage from A, B or A and B



Transfer storage data to A or B



74HL33648

# **FEATURES**

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ±0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- 3-state outputs
- Direct interface with TTL levels

#### DESCRIPTION

The 74HL33648 consist of 8 inverting bus transceiver circuits with 3-state outputs, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the internal registers. Data on the 'A' or 'B' bus will be clocked in the internal registers, as the appropiate clock (CPAB or CPBA) goes to a HIGH logic level. Output enable (OE) and direction (DIR) inputs are provided to control the transceiver function. In the transceiver mode, data present at the high-impedance port may be stored in either the 'A' or 'B' register, or in both. The select source inputs (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The direction (DIR) input determines which bus will receive data when OE is active (LOW). In the isolation mode ( $\overline{OE} = HIGH$ ),  $\overline{A}$ data may be stored in the 'B' register and/or 'B' data may be stored in the 'A' register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, 'A' or 'B' may be driven at a time.

The '648' is functionally identical to the '646', but has inverting data paths.

# QUICK REFERENCE DATA

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r$  =  $t_r$  = 2.0 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay A <sub>n</sub> , B <sub>n</sub> to B <sub>n</sub> , A <sub>n</sub>	C <sub>L</sub> = 50 pF V <sub>CC</sub> = 3.3 V	3.4	ns
f <sub>max</sub>	maximum clock frequency		350	MHz
Cı	input capacitance		3.0	pF
C <sub>PD</sub>	power dissipation capacitance per latch	notes 1 and 2	35	pF

### Notes to the quick reference data

- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W):  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where: f<sub>i</sub> = input frequency in MHz; C<sub>1</sub> = output load capacity in pF;
- f<sub>o</sub> = output frequency in MHz; V<sub>CC</sub> = supply voltage in V;
   Σ (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>o</sub>) = sum of outputs.
   The condition is V<sub>I</sub> = GND to V<sub>CC</sub>.


## ORDERING INFORMATION


TYPE NUMBER	PACKAGES							
TIPE NOWBER	PINS	PACKAGE	MATERIAL	CODE				
74HL33648D	28	SO	plastic	SO28/SOT136A				
74HL33648DB	28	SSOP	plastic	SSOP28/SOT341				


### **PINNING**


PIN	SYMBOL	NAME AND FUNCTION			
1	ŌĒ	output enable input (active LOW)			
2, 3, 4, 5, 10, 11, 12, 13	$\overline{A}_0$ to $\overline{A}_7$	'A' data inputs/outputs			
6, 7, 8, 9	GND	ground (0 V)			
14	DIR	direction control input			
15	S <sub>BA</sub>	select 'B' to 'A' source input			
16	CP <sub>BA</sub>	'B' to 'A' clock input (Low-to-High, edge-triggered)			
26, 25, 24, 23, 20, 19, 18, 17	$\overline{B}_0$ to $\overline{B}_7$	'B' data inputs/outputs			
21, 22	V <sub>cc</sub>	positive supply voltage			
27	S <sub>AB</sub>	select 'A' to 'B' source input			
28	CP <sub>AB</sub>	'A' to 'B' clock input (Low-to-High, edge-triggered)			


74HL33648











74HL33648

# **FUNCTION TABLE**

	INPUTS						\ VO *	FUNCTION
ŌĒ	DIR	CPAB	CP <sub>BA</sub>	S <sub>AB</sub>	SBA	$\overline{A}_0$ to $\overline{A}_7$	$\overline{B}_0$ to $\overline{B}_7$	FUNCTION
X X	X X	↑ X	X ↑	X X	X X	input un*	un* input	store A, B unspecified* store B, A unspecified*
H H	X X	↑ H or L	↑ HorL	X X	X X	input	input	store A and B data, isolation hold storage
L L	L L	X X	X H or L	X X	L H	output	input	real-time $\overline{B}$ data to A bus stored $\overline{B}$ data to A bus
L L	H H	X H or L	X X	LΗ	X X	input	output	real-time $\overline{A}$ data to B bus stored $\overline{A}$ data to B bus

\* The data output functions may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled, i.e., data at the bus inputs will be stored on every LOW-to-HIGH transition on the clock inputs.

un = unspecified

H = HIGH voltage level

L = LOW voltage level

X = don't care

1 = LOW-to-HIGH level transition

74HL33648

# DC characteristics for 74HL33648

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".  $I_{\rm CC}$  category: MSI

# AC characteristics for 74HL33648

 $GND = 0 \text{ V: } t = t = 2.0 \text{ ns: } C_1 = 50 \text{ pF}$ 

			T <sub>amb</sub>	(°C)			TEST CONDITIONS		
SYMBOL	PARAMETER	+	25	-40 1	o +85	UNIT	V <sub>cc</sub>	WAVEFORMS	
		MIN.	MAX.	MIN.	MAX.		(V)	WAVE ONWS	
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $\overline{A}_n$ , $\overline{B}_n$ to $\overline{B}_n$ , $\overline{A}_n$	- - -	19.5 7.3 4.9	- - -	22.4 8.4 5.6	ns	1.2 2.0 3.0	Fig.6	
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay_ CP <sub>AB</sub> , CP <sub>BA</sub> to B <sub>n</sub> , A <sub>n</sub>	- - -	22.8 8.6 5.7	- - -	26.4 9.9 6.6	ns	1.2 2.0 3.0	Fig.7	
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay S <sub>AB</sub> , S <sub>BA</sub> to B <sub>n</sub> , A <sub>n</sub>	- - -	23.2 8.7 5.8	- - -	26.8 10.1 6.7	ns	1.2 2.0 3.0	Fig.8	
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time $\overline{OE}$ to $\overline{A}_n$ , $\overline{B}_n$	- - -	17.8 7.5 5.4	- - -	20.7 8.5 6.5	ns	1.2 2.0 3.0	Fig.9	
t <sub>PHZ</sub> /t <sub>PLZ</sub>		- - -	15.0 6.4 4.7	- - -	16.7 7.0 5.1	ns	1.2 2.0 3.0	Fig.9	
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time DIR to $\overline{A}_n$ , $\overline{B}_n$	- - -	21.4 8.8 6.3	- - -	23.5 9.6 6.8	ns	1.2 2.0 3.0	Fig.10	
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time DIR to $\overline{A}_n$ , $\overline{B}_n$	- -	17.4 7.3 5.3	- - -	19.0 7.9 5.7	ns	1.2 2.0 3.0	Fig.10	
t <sub>w</sub>	clock pulse width HIGH or LOW CP <sub>AB</sub> or CP <sub>BA</sub>	3.0 2.0	-	3.7 2.5	-	ns	2.0 3.0	Figs 6 and 8	
t <sub>su</sub>	$\frac{\text{set-up time}}{\overline{A}_{n}, \ \overline{B}_{n} \ \text{to CP}_{AB}, \ \text{CP}_{BA}}$	0.9	- - -	0.9	- - -	ns	1.2 2.0 3.0	Fig.7	
t <sub>h</sub>	$\frac{\text{hold time}}{\overline{A}_{\text{n}}, \ \overline{B}_{\text{n}} \ \text{to CP}_{\text{AB}}, \ \text{CP}_{\text{BA}}}$	0.9	- - -	0.9	- - -	ns	1.2 2.0 3.0	Fig.7	
f <sub>max</sub>	maximum clock pulse frequency	166 250	-	135 200	-	ns	2.0 3.0	Fig.7	

# **AC WAVEFORMS**




Fig.6 Waveforms showing the input An, Bn to output B<sub>n</sub>, A<sub>n</sub> propagation delays and the output transition times.




Fig.7 Waveforms showing the  $\rm A_n,~B_n$  to  $\rm CP_{AB},~CP_{BA}$  set-up and hold times, clock  $\rm CP_{AB},~CP_{BA}$ pulse width, maximum clock pulse frequency and the CPAB, CPBA to output Bn, An propagation delays.




Fig.8 Waveforms showing the input  $S_{AB}$ ,  $S_{BA}$  to output B<sub>n</sub>, A<sub>n</sub> propagation delay times and output transition times.





Fig.9 Waveforms showing the input OE to output A<sub>n</sub>, B<sub>n</sub> 3-state enable and disable times.

Notes:

- $V_{\rm M} = 0.6 \text{ V at } V_{\rm CC} = 1.2 \text{ V}.$
- $V_{\rm M}$  = 1.0 V at  $V_{\rm CC}$ = 2.0 V.  $V_{\rm M}$  = 1.5 V at  $V_{\rm CC}$ = 3.0 V.  $V_{\rm OL}$  and  $V_{\rm OH}$  are the typical output (2) voltage drop that occur with the 3-state output load.

# **AC WAVEFORMS (Continued)**



output A<sub>n</sub>, B<sub>n</sub> 3-state enable and disable times.


Notes:

- $V_{\rm M}$  = 0.6 V at  $V_{\rm CC}$ = 1.2 V.  $V_{\rm M}$  = 1.0 V at  $V_{\rm CC}$ = 2.0 V.  $V_{\rm M}$  = 1.5 V at  $V_{\rm CC}$ = 3.0 V.  $V_{\rm OL}$  and  $V_{\rm OH}$  are the typical output voltage drop that occur with the
- 3-state output load.


74HL33648

# **APPLICATION INFORMATION**


Real-time transfer; bus B to bus A




Real-time transfer; bus A to bus B



Storage from A, B or A and B



Transfer storage data to A or B



74HL33651

### **FEATURES**

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ±0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- · 3-state outputs
- Direct interface with TTL levels

### DESCRIPTION

The 74HL33651 consist of 8 inverting bus transceiver circuits with 3-state outputs, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Data on the "A" or "B" or both buses, will be stored in the internal registers, at the appropiate clock inputs (CPAR or CP<sub>BA</sub>) regardless of the select inputs  $(S_{AB} \text{ and } S_{BA})$  or output enable  $(OE_{AB} \text{ and } OE_{BA})$  control inputs. Depending on the select inputs SAB and S<sub>BA</sub> data can directly go from input to output (real time mode) or data can be controlled by the clock (storage mode), this is when the OE, inputs this operating mode permits. The output enable inputs OE<sub>AB</sub> and OE<sub>BA</sub> determine the operation mode of the transceiver. When OEAB is LOW, no data transmission from An to Bn is possible and when OEBA is HIGH, there is no data transmission from  $B_n$  to  $A_n$  possible. When  $S_{AB}$  and S<sub>BA</sub> are in the real time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each output reinforces its input.

The '651' is functionally identical to the '652', but has inverting data paths.

### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}\text{C}$ ;  $t_r = t_f = 2.0 \, \text{ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay A <sub>n</sub> , B <sub>n</sub> to B <sub>n</sub> , A <sub>n</sub>	$C_L = 50 \text{ pF}$ $V_{CC} = 3.3 \text{ V}$	3.4	ns
f <sub>max</sub>	maximum clock frequency		350	MHz
Cı	input capacitance		3.0	pF
C <sub>PD</sub>	power dissipation capacitance per latch	notes 1 and 2	35	pF

## Notes to the quick reference data

- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W):  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $\Sigma (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.
- 2. The condition is  $V_1 = GND$  to  $V_{CC}$


### ORDERING INFORMATION


TYPE NUMBER			PACKAGES		
I TPE NUMBER	PINS	PACKAGE	MATERIAL	CODE	
74HL33651D	28	SO	plastic	SO28/SOT136A	
74HL33651DB	28	SSOP	plastic	SSOP28/SOT341	


### **PINNING**


PIN	SYMBOL	NAME AND FUNCTION			
1	OE <sub>AB</sub>	output enable A to B input			
2, 3, 4, 5, 10, 11, 12, 13	$\overline{A}_0$ to $\overline{A}_7$	'A' data inputs/outputs			
6, 7, 8, 9	GND	ground (0 V)			
14	ŌE <sub>BA</sub>	output enable B to A input (active LOW)			
15	S <sub>BA</sub>	select 'B' to 'A' source input			
16	CP <sub>BA</sub>	'B' to 'A' clock input (Low-to-High, edge-triggered)			
26, 25, 24, 23, 20, 19, 18, 17	$\overline{B}_0$ to $\overline{B}_7$	'B' data inputs/outputs			
21, 22	V <sub>cc</sub>	positive supply voltage			
27	S <sub>AB</sub>	select 'A' to 'B' source input			
28	CP <sub>AB</sub>	'A' to 'B' clock input (Low-to-High, edge-triggered)			

74HL33651










74HL33651



74HL33651

# **FUNCTION TABLE**

INPUTS D					DATA	\ VO *	Filmorion	
OEAB	<del>OE</del> BA	CPAB	CP <sub>BA</sub>	SAB	SBA	$\overline{A}_0$ to $\overline{A}_7$	$\overline{B}_0$ to $\overline{B}_7$	FUNCTION
L L	H H	H or L ↑	H or L ↑	X	X X	input	input	isolation store A and B data
X H	H H	↑ ↑	H or L ↑	X L	X X	input input	un* output	store A, hold B store A in both registers
L L	X L	H or L ↑	<b>↑</b>	X X	X L	un* output	input input	hold A, store B store B in both registers
L L	L	X X	X H or L	X	L H	output	input	real time B data to A bus stored B data to A bus
H H	H H	X H or L	X X	ЬH	X X	input	output	real-time A data to B bus stored A data to B bus
Н	L	H or L	H or L	Н	Н	output	output	stored $\overline{\underline{A}}$ data to B bus and stored $\overline{\underline{B}}$ data to A bus

The data output functions may be enabled or disabled by various signals at the OE<sub>AB</sub> and OE<sub>BA</sub> inputs. Data input functions are always enabled,

i.e., data at the bus inputs will be stored on every LOW-to-HIGH transition on the clock inputs.

un = unspecified

H = HIGH voltage levelL = LOW voltage level

X = don't care

↑ = LOW-to-HIGH level transition

74HL33651

# DC characteristics for 74HL33651

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".  $I_{CC}$  category: MSI

# AC characteristics for 74HL33651

GND = 0 V;  $t_r = t_f = 2.0 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

	1		T <sub>amb</sub>	(°C)		<u> </u>		TEST CONDITIONS
SYMBOL	PARAMETER	+	25		o +85	UNIT	V <sub>cc</sub>	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.		(V)	WAVEI OITING
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $\overline{A}_n$ , $\overline{B}_n$ to $\overline{B}_n$ , $\overline{A}_n$	- - -	19.5 7.3 4.9	_ _	22.4 8.4 5.6	ns	1.2 2.0 3.0	Fig.6
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay_ CP <sub>AB</sub> , CP <sub>BA</sub> to B <sub>n</sub> , A <sub>n</sub>	- - -	22.8 8.6 5.7	1 <u>-</u> -	26.4 9.9 6.6	ns	1.2 2.0 3.0	Fig.7
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay S <sub>AB</sub> , S <sub>BA</sub> to B <sub>n</sub> , A <sub>n</sub>	- - -	23.2 8.7 5.8	- - -	26.8 10.1 6.7	ns	1.2 2.0 3.0	Fig.8
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time $OE_{AB}$ to $\overline{B}_n$	- - -	13.1 5.7 4.2	- - -	14.3 6.1 4.5	ns	1.2 2.0 3.0	Fig.9
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time OE <sub>AB</sub> to $\overline{B}_n$	- - -	14.3 6.1 4.5	- - -	15.5 6.6 4.8	ns	1.2 2.0 3.0	Fig.9
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time $\overline{OE}_{BA}$ to $\overline{A}_n$	- - -	12.3 5.4 4.0	- - -	13.5 5.8 4.3	ns	1.2 2.0 3.0	Fig.9
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time $\overline{OE}_{BA}$ to $\overline{A}_n$	- - -	12.3 5.4 4.0	- - -	13.9 6.0 4.3	ns	1.2 2.0 3.0	Fig.9
t <sub>w</sub>	clock pulse width HIGH or TOW CP <sub>AB</sub> or CP <sub>BA</sub>	2.0	- -	2.5	- -	ns	2.0 3.0	Figs 6 and 8
t <sub>su</sub>	set-up time $\overline{A}_n$ , $\overline{B}_n$ to $CP_{AB}$ , $CP_{BA}$	0.9	- - -	0.9	- - -	ns	3.0	Fig.7
t <sub>h</sub>	hold time $\overline{A}_n$ , $\overline{B}_n$ to $CP_{AB}$ , $CP_{BA}$	0.9	- - -	0.9		ns	1.2 2.0 3.0	Fig.7
f <sub>max</sub>	maximum clock pulse frequency	166 250	<u>-</u>	135 200	_	MHz	2.0 3.0	Fig.7

96

74HL33651

### **AC WAVEFORMS**




Fig.6 Waveforms showing the input  $A_n$ ,  $B_n$  to output  $B_n$ ,  $A_n$  propagation delays and the output transition times.




Fig.7 Waveforms showing the  $A_n$ ,  $B_n$  to  $CP_{AB}$ ,  $CP_{BA}$  set-up and hold times, clock  $CP_{AB}$ ,  $CP_{BA}$  pulse width, maximum clock pulse frequency and the  $CP_{AB}$ ,  $CP_{BA}$  to output  $B_n$ ,  $A_n$  propagation delays.




Fig.8 Waveforms showing the input  $S_{AB}$ ,  $S_{BA}$  to output  $B_n$ ,  $A_n$  propagation delay times and output transition times.




Fig.9 Waveforms showing the OE inputs ( $OE_{AB}$ ,  $\overline{OE}_{BA}$ ) to outputs  $A_n$ ,  $B_n$  enable and disable times and the input rise and fall times.

Notes:


- (1)  $V_M = 0.6 \text{ V at } V_{CC} = 1.2 \text{ V.}$   $V_M = 1.0 \text{ V at } V_{CC} = 2.0 \text{ V.}$  $V_A = 1.5 \text{ V at } V_{CC} = 3.0 \text{ V.}$
- V<sub>M</sub> = 1.5 V at V<sub>CC</sub> = 3.0 V.

  (2) V<sub>OL</sub> and V<sub>OH</sub> are the typical output voltage drop that occur with the 3-state output load.


74HL33651

# APPLICATION INFORMATION







Real-time transfer; bus A to bus B



Storage from A, B or A and B




Transfer storage data to A or B




S<sub>BA</sub> H CP<sub>BA</sub> H or L Н H or L Χ Х

# Store bus A in both registers or store bus B in both registers



# Isolation



H or L

 $OE_{AB}$ 

74HL33651

Intentionally blank

74HL33652

# **FEATURES**

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ±0.3 V supply
- · CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- · 3-state outputs
- · Direct interface with TTL levels

### DESCRIPTION

The 74HL33652 consist of 8 non-inverting bus transceiver circuits with 3-state outputs, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Data on the "A" or "B" or both buses, will be stored in the internal registers, at the appropriate clock inputs (CPAB or CP<sub>BA</sub>) regardless of the select inputs (SAB and SBA) or output enable (OE<sub>AB</sub> and OE<sub>BA</sub>) control inputs. Depending on the select inputs SAB and SBA data can directly go from input to output (real time mode) or data can be controlled by the clock (storage mode), this is when the OE, inputs this operating mode permits. The output enable inputs OE<sub>AB</sub> and OE<sub>BA</sub> determine the operation mode of the transceiver. When OEAB is LOW, no data transmission from An to Bn is possible and when  $\overline{OE}_{BA}$  is HIGH, there is no data transmission from  $B_n$  to  $A_n$  possible. When  $S_{AB}$  and S<sub>BA</sub> are in the real time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each output reinforces its input.

The '652' is functionally identical to the '651', but has non-inverting data paths.

# **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}\text{C}$ ;  $t_r = t_f = 2.0 \, \text{ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay A <sub>n</sub> , B <sub>n</sub> to B <sub>n</sub> , A <sub>n</sub>	C <sub>L</sub> = 50 pF V <sub>CC</sub> = 3.3 V	3.2	ns
f <sub>max</sub>	maximum clock frequency		350	MHz
Cı	input capacitance		3.0	pF
C <sub>PD</sub>	power dissipation capacitance per latch	notes 1 and 2	35	pF

# Notes to the quick reference data

- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W):  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $\Sigma (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.
- 2. The condition is  $V_1 = GND$  to  $V_{CC}$ .


#### ORDERING INFORMATION


TYPE NUMBER	PACKAGES							
I TPE NUMBER	PINS	PACKAGE	MATERIAL	CODE				
74HL33652D	28	SO	plastic	SO28/SOT136A				
74HL33652DB	28	SSOP	plastic	SSOP28/SOT341				


# **PINNING**


PIN	SYMBOL	NAME AND FUNCTION	
1	OE <sub>AB</sub>	output enable A to B input	
2, 3, 4, 5, 10, 11, 12, 13	A <sub>o</sub> to A <sub>7</sub>	'A' data inputs/outputs	
6, 7, 8, 9	GND	ground (0 V)	
14	ŌĒ <sub>BA</sub>	output enable B to A input (active LOW)	
15	S <sub>BA</sub>	select 'B' to 'A' source input	
16	CP <sub>BA</sub>	'B' to 'A' clock input (Low-to-High, edge-triggered)	
26, 25, 24, 23, 20, 19, 18, 17	B <sub>0</sub> to B <sub>7</sub>	'B' data inputs/outputs	
21, 22	V <sub>cc</sub>	positive supply voltage	
27	S <sub>AB</sub>	select 'A' to 'B' source input	
28	CP <sub>AB</sub>	'A' to 'B' clock input (Low-to-High, edge-triggered)	


74HL33652











74HL33652

# **FUNCTION TABLE**

	INPUTS				DATA	\ I/O *	FUNCTION	
OE <sub>AB</sub>	<del>OE</del> <sub>BA</sub>	CP <sub>AB</sub>	CP <sub>BA</sub>	S <sub>AB</sub>	SBA	A <sub>0</sub> to A <sub>7</sub>	B <sub>0</sub> to B <sub>7</sub>	FUNCTION
L L	H H	H or L ↑	H or L ↑	X X	X X	input	input	isolation store A and B data
X H	H H	<b>↑</b>	H or L ↑	X L	X X	input input	un* output	store A, hold B store A in both registers
L L	X L	H or L ↑	<b>↑</b>	X X	X L	un* output	input input	hold A, store B store B in both registers
L L	L	X X	X H or L	X X	L H	output	input	real time B data to A bus stored B data to A bus
H H	H H	X H or L	X X	L H	X X	input	output	real-time A data to B bus stored A data to B bus
н	L .	H or L	H or L	н	Н	output	output	stored A data to B bus and stored B data to A bus

The data output functions may be enabled or disabled by various signals at the OE<sub>AB</sub> and OE<sub>BA</sub> inputs. Data input functions are always enabled,

i.e., data at the bus inputs will be stored on every LOW-to-HIGH transition on the clock inputs. un = unspecified
H = HIGH voltage level
L = LOW voltage level

X = don't care

↑ = LOW-to-HIGH level transition

74HL33652

# DC characteristics for 74HL33652

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".  $I_{CC}$  category: MSI

# AC characteristics for 74HL33652

GND = 0 V;  $t_r = t_f = 2.0 \text{ ns}$ ;  $C_t = 50 \text{ pF}$ 

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)					TEST CONDITIONS	
		+25		-40 to +85		UNIT	V <sub>cc</sub>	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.		(V)	WAVEFURINS
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay A <sub>n</sub> , B <sub>n</sub> to B <sub>n</sub> , A <sub>n</sub>	- -	18.0 6.8 4.5	- - -	20.8 7.8 5.2	ns	1.2 2.0 3.0	Fig.6
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay CP <sub>AB</sub> , CP <sub>BA</sub> to B <sub>n</sub> , A <sub>n</sub>	- - -	22.8 8.6 5.7	- - -	26.4 9.9 6.6	ns	1.2 2.0 3.0	Fig.7
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay S <sub>AB</sub> , S <sub>BA</sub> to B <sub>n</sub> , A <sub>n</sub>	_ _ _	23.2 8.7 5.8	- - -	26.8 10.1 6.7	ns	1.2 2.0 3.0	Fig.8
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time OE <sub>AB</sub> to B <sub>n</sub>	- - -	13.1 5.7 4.2	- - -	14.3 6.1 4.5	ns	1.2 2.0 3.0	Fig.9
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time OE <sub>AB</sub> to B <sub>n</sub>	- - -	14.3 6.1 4.5	- - -	15.5 6.6 4.8	ns	1.2 2.0 3.0	Fig.9
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time $\overline{OE}_{BA}$ to $A_n$	- - -	12.3 5.4 4.0	- - -	13.5 5.8 4.3	ns	1.2 2.0 3.0	Fig.9
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time $\overline{OE}_{BA}$ to $A_n$	- - -	12.3 5.4 4.0	- - -	13.9 6.0 4.3	ns	1.2 2.0 3.0	Fig.9
t <sub>w</sub>	clock pulse width HIGH or LOW CP <sub>AB</sub> or CP <sub>BA</sub>	2.0	- -	2.5	_ _	ns	2.0 3.0	Figs 6 and 8
t <sub>su</sub>	set-up time A <sub>n</sub> , B <sub>n</sub> to CP <sub>AB</sub> , CP <sub>BA</sub>	0.9	- -	0.9	- - -	ns	1.2 2.0 3.0	Fig.7
t <sub>h</sub>	hold time A <sub>n</sub> , B <sub>n</sub> to CP <sub>AB</sub> , CP <sub>BA</sub>	0.9	- - -	0.9	- - -	ns	1.2 2.0 3.0	Fig.7
f <sub>max</sub>	maximum clock pulse frequency	166 250	- -	135 200		MHz	2.0 3.0	Fig.7

# **AC WAVEFORMS**




Fig.6 Waveforms showing the input  $A_n$ ,  $B_n$  to output  $B_n$ ,  $A_n$  propagation delays and the output transition times.




Fig.7 Waveforms showing the  $A_n$ ,  $B_n$  to  $CP_{AB}$ ,  $CP_{BA}$  set-up and hold times, clock  $CP_{AB}$ ,  $CP_{BA}$  pulse width, maximum clock pulse frequency and the  $CP_{AB}$ ,  $CP_{BA}$  to output  $B_n$ ,  $A_n$  propagation delays.





Fig.8 Waveforms showing the input  $S_{AB}$ ,  $S_{BA}$  to output  $B_n$ ,  $A_n$  propagation delay times and output transition times.




(1) V<sub>M</sub> = 0.6 V at V<sub>CC</sub>= 1.2 V.
 V<sub>M</sub> = 1.0 V at V<sub>CC</sub>= 2.0 V.
 V<sub>M</sub> = 1.5 V at V<sub>CC</sub>= 3.0 V.
 (2) V<sub>OL</sub> and V<sub>OH</sub> are the typical output voltage drop that occur with the 3-state output load.


Notes:

# **APPLICATION INFORMATION**


Real-time transfer; bus B to bus A




Real-time transfer; bus A to bus B



Storage from A, B or A and B




Transfer storage data to A or B




DE<sub>AB</sub> OE<sub>BA</sub> CP<sub>AB</sub> CP<sub>BA</sub> L L X HorL L H HorL X

X HorL X H orL X H X

# Store bus A in both registers or store bus B in both registers



Isolation



# **DEVICE DATA**

LV-HCMOS family

# **Quad 2-input NAND gate**

74LV00

#### **FEATURES**

- · Optimized for Low Voltage applications: 1.2 to 3.6 V
- · Output capability: standard
- I<sub>CC</sub> category: SSI

### DESCRIPTION

The 74LV00 a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT00.

The 74LV00 provides the 2-input NAND function.

#### **FUNCTION TABLE**

INP	UTS	OUTPUTS
nA	nB	nΥ
L	L	Н
l L H	H L	H H
Н	H	Ĺ

H = HIGH voltage level L = LOW voltage level

### **QUICK REFERENCE DATA**

 $GND = 0 V; T_{amb} = 25^{\circ}C; t_{r} = t_{r} = 6 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nA, nB to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 3.3 V	7	ns
Cı	input capacitance		3.5	pF
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	22	pF


### Notes to the quick reference data


- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ )
  - $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i = \text{input frequency in MHz; } C_L = \text{output load capacity in pF;}$   $f_o = \text{output frequency in MHz; } V_{CC} = \text{supply voltage in V;}$
  - $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$
- 2. The condition is  $V_1 = GND$  to  $V_{CC}$


### **ORDERING AND PACKAGE INFORMATION**


TYPE NUMBER	PACKAGES						
I TPE NUMBER	PINS		MATERIAL	CODE			
74LV00N	14	DIL	plastic	DIL14/SOT27			
74LV00D	14	SO	plastic	SO14/SOT108A			

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 9, 12	1A to 4A	data inputs
2, 5, 10, 13	1B to 4B	data inputs
3, 6, 8, 11	1Y to 4Y	data outputs
7	GND	ground (0 V)
14	V <sub>cc</sub>	positive supply voltage









# Quad 2-input NAND gate

74LV00

### DC characteristics for 74LV00

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

### AC characteristics for 74LV00

 $GND = 0 V; t_r = t_r = 6 ns; C_1 = 50 pF$ 

	PARAMETER	T <sub>amb</sub> (°C)								TEST CONDITIONS	
SYMBOL		+25			-40 to +85		-40 to +125		125 UNIT		WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	WAVEIOIIIIO
Des	Propagation dalay	•	45	-	-	-	-	-		1.2	
	Propagation delay nA, nB to nY	-	15	23	-	28	-	34	ns	2.0	Fig. 5
		-	9	14	-	18	-	21		3.0	
output transition	output transition	-	25	-	-	-	-	-		1.2	
		-	8	16	-	20	-	24	ns	2.0	Fig. 5
	time	-	5	10		13	-	15		3.0	

# Quad 2-input NAND gate

74LV00

### **AC WAVEFORMS**




Fig. 5 Waveforms showing the input (nA, nB) to output (nY) propagation delays and the output transition times.

### Note to the AC waveforms

(1) 
$$V_M = 50\%$$
;  $V_I = GND \text{ to } V_{CC}$ .

74LV02

### **FEATURES**

· Optimized for Low Voltage applications: 1.2 to 3.6 V

Output capability: standard

I<sub>cc</sub> category: SSI

#### DESCRIPTION

The 74LV02 a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT02.

The 74LV02 provides the 2-input NOR function.

### **FUNCTION TABLE**

INP	UTS	OUTPUTS
nA	nB	nY
L	L	Н
L	Н	L
Н	L	L
н	Н	L

H = HIGH voltage level L = LOW voltage level

### **QUICK REFERENCE DATA**

 $GND = 0 V; T_{amb} = 25^{\circ}C; t_{r} = t_{r} = 6 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nA, nB to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 3.3 V	7	ns
Cı	input capacitance		3.5	рF
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	22	pF

### Notes to the quick reference data


1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W)  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $V_{CC} \times V_{CC}^2 \times f_o$  = sum of the outputs.


2. The condition is  $V_1 = GND$  to  $V_{CC}$ 


### **ORDERING AND PACKAGE INFORMATION**


TYPE NUMBER	PACKAGES					
I TPE NUMBER	PINS	PINS PACKAGE MAT		CODE		
74LV02N	14	DIL	plastic	DIL14/SOT27		
74LV02D	14	so	plastic	SO14/SOT108A		

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 10, 13	1Y to 4Y	data outputs
2, 5, 8, 11	1A to 4A	data inputs
3, 6, 9, 12	1B to 4B	data inputs
7	GND	ground (0 V)
14	V <sub>cc</sub>	positive supply voltage









74LV02

### DC characteristics for 74LV02

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

### AC characteristics for 74LV02

 $GND = 0 V; t = t = 6 ns; C_1 = 50 pF$ 

	PARAMETER	T <sub>amb</sub> (°C)								TEST CONDITIONS	
SYMBOL		+25		-40 to +85		-40 to +125		UNIT	V <sub>cc</sub>	WAVEFORMS	
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(v)	WAVEFURMS
t <sub>PHL</sub> /t <sub>PLH</sub> Propagation del	Proposition delay	-	45	-	-	-	-	-		1.2	
	nA nB to nV	-	15	23	-	28	-	34	ns	2.0	Fig. 5
	IIA, IIB IO III	-	9	14	-	18	-	21		3.0	
	output transition	-	25	-	-	-	-	-		1.2	2
T/T	time	-	8	16	۱ -	20	-	24	ns	2.0	Fig. 5
	ume	-	5	10	-	13	-	15		3.0	

74LV02

### **AC WAVEFORMS**




Fig. 5 Waveforms showing the input (nA, nB) to output (nY) propagation delays and the output transition times.

### Note to the AC waveforms

(1) 
$$V_M = 50\%$$
;  $V_I = GND$  to  $V_{CC}$ .

### Hex inverter

74LV04

#### **FEATURES**

· Optimized for Low Voltage applications: 1.2 to 3.6 V

· Output capability: standard

I<sub>CC</sub> category: SSI

### DESCRIPTION

The 74LV04 is a low-voltage Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL).

The 74LV04 provides six inverting buffers.

#### **FUNCTION TABLE**

INPUT	OUTPUT
nA	nY
Η	H

H = HIGH voltage level L = LOW voltage level

### QUICK REFERENCE DATA

 $GND = 0 V; T_{emb} = 25^{\circ}C; t_{e} = t_{f} = 6 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nA to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 3.3 V	7	ns
Cı	input capacitance		3.5	pF
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	21	pF

### Notes to the quick reference data

- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W)  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $V_{CC} \times V_{CC}^2 \times f_o$  = sum of the outputs.
- 2. The condition is  $V_1 = GND$  to  $V_{CC}$


### **ORDERING AND PACKAGE INFORMATION**


TYPE NUMBER			PACKAGES	
TIPE NOMBER	PINS	PACKAGE	MATERIAL	CODE
74LV04N	14	DIL	plastic	DIL14/SOT27
74LV04D	14	so	plastic	SO14/SOT108A


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 3, 5, 9, 11, 13	1A to 6A	data inputs
2, 4, 6, 8, 10, 12	1Y to 6Y	data outputs
7	GND	ground (0 V)
14	V <sub>cc</sub>	positive supply voltage


Hex inverter

74LV04









### DC characteristics for 74LV04

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

## AC characteristics for 74LV04

 $GND = 0 V; t = t = 6 ns; C_1 = 50 pF$ 

			T <sub>amb</sub> (°C)								TEST CONDITIONS		
SYMBOL	PARAMETER		+25		+25		-40 to +85   -40 to +125		-40 to +125		UNIT	$v_{cc}$	WAVEFORMS
		MIN. TYP. MAX. MIN. MAX. MIN. MAX.			(V)	WAVEFORING							
	Dranauation dolor	-	45	-	-	-	-	-		1.2			
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay	-	15	23	-	28	-	34	ns	2.0	Fig. 5		
	nA to nY	-	9	14	-	18	-	21		3.0			
	output transition	-	25	-	-	-	-	-		1.2			
T /T	output transition	-	8	16	-	20	-	24	ns	2.0	Fig. 5		
1116 1611	time	-	5	10	-	13	-	15		3.0			

## Hex inverter

74LV04

### **AC WAVEFORMS**




Fig. 5 Waveforms showing the input (nA) to output (nY) propagation delays and the output transition times.

### Note to the AC waveforms

(1) 
$$V_M = 50\%$$
;  $V_I = GND$  to  $V_{CC}$ .

# Hex inverter 74LVU04

### **FEATURES**

 Optimized for Low Voltage applications: 1.2 to 3.6 V

Output capability: standard

I<sub>CC</sub> category: SSI

### DESCRIPTION

The 74LVU04 is a low-voltage Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL).

The 74LV04 is a general purpose hex inverter. Each of the six inverters is a single stage.

#### **FUNCTION TABLE**

INPUT	ОИТРИТ
nA	nY
L	H
Н	L

H = HIGH voltage level L = LOW voltage level

### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f = 6 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nA to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 3.3 V	5	ns
Cı	input capacitance		3.5	pF
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	21	pF

### Notes to the quick reference data

Notes to the quick reference data

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W)  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $\Sigma (C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

2. The condition is  $V_I$  = GND to  $V_{CC}$ 


#### ORDERING AND PACKAGE INFORMATION


TYPE NUMBER			PACKAGES	
TIPE NOWBER	PINS	PACKAGE	MATERIAL	CODE
74LV04N	14	DIL	plastic	DIL14/SOT27
74LV04D	14	SO	plastic	SO14/SOT108A


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 3, 5, 9, 11, 13	1A to 6A	data inputs
2, 4, 6, 8, 10, 12	1Y to 6Y	data outputs
7	GND	ground (0 V)
14	V <sub>cc</sub>	positive supply voltage


Hex inverter

74LVU04









Hex inverter

74LVU04

### **DC CHARACTERISTICS FOR THE LVU04**

Over recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

					Γ <sub>amb</sub> (°	C)						ONDITIONS
SYMBOL	PARAMETER		+25		-40 t	o +85	-40 to	0 +125	UNIT	V <sub>cc</sub>	V,	OTHER
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	•	OTTL
V <sub>IH</sub>	HIGH level input voltage	1.0 1.6 2.4	- - -	-	1.0 1.6 2.4	•	1.0 1.6 2.4	•	٧	1.2 2.0 3.0		
V <sub>IL</sub>	LOW level input voltage	-	-	0.2 0.4 0.6	-	0.2 0.4 0.6		0.2 0.4 0.6	٧	1.2 2.0 3.0		· .
V <sub>OH</sub>	HIGH level output voltage	1.0 1.6 2.5	1.2 2.0 3.0	-	1.0 1.6 2.5	-	1.0 1.6 2.5	- - -	٧	1.2 2.0 3.0	V <sub>IH</sub> or V <sub>IL</sub>	-I <sub>O</sub> = 20 μA
V <sub>OH</sub>	HIGH level output voltage	2.48	2.82	-	2.34	-	2.20	-	٧		V <sub>IH</sub> or V <sub>IL</sub>	-I <sub>O</sub> = 6 mA
V <sub>OL</sub>	LOW level output voltage		0 0 0	0.2 0.4 0.5	- - -	0.2 0.4 0.5	-	0.2 0.4 0.5	٧	1.2 2.0 3.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 20 μA
V <sub>OL</sub>	LOW level output voltage	-	0.25	0.33	-	0.4	-	0.5	٧	3.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 6 mA
±lı	input leakage current	-	-	0.1	-	1.0	-	1.0	μΑ	3.6	V <sub>CC</sub> or GND	
I <sub>cc</sub>	quiescent supply current	-	-	2.0	-	20.0	_	40.0	μА	3.6	V <sub>CC</sub> or GND	I <sub>O</sub> = 0

### AC characteristics for 74LV04

 $GND = 0 V; t_r = t_f = 6 ns; C_1 = 50 pF$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS					
SYMBOL	PARAMETER		+25		-40 to +85  -40		-40 to +85		-40 to +125		-40 to +85   -40 to +		UNIT	V <sub>cc</sub>	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	WAVEFORING				
	Propagation delay	-	45	-	-	-	-	-		1.2					
	nA to nY	-	15	23	-	28	-	34	ns	2.0	Fig. 5				
	IIA to III	-	9	14	-	18	-	21		3.0					
	output transition	-	25	-	-	-	-	-		1.2					
T/T	time	-	8	16	-	20	-	24	ns	2.0	Fig. 5				
	une	-	5	10	-	13	-	15		3.0	-				

### **AC WAVEFORMS**




Fig. 5 Waveforms showing the input (nA) to output (nY) propagation delays and the output transition times.

### Note to the AC waveforms

(1) 
$$V_M = 50\%$$
;  $V_I = GND$  to  $V_{CC}$ .

# Quad 2-input and gate

74LV08

### **FEATURES**

· Optimized for Low Voltage applications: 1.2 to 3.6 V

Output capability: standard

I<sub>CC</sub> category: SSI

### DESCRIPTION

The 74LV08 is a low-voltage Si-gate CMOS device and is pin and function compatible with the 74HCT08.

The 74LV08 provides the 2-input AND function.

### **FUNCTION TABLE**

INP	OUTPUTS	
nA	nB	nY
L	L	L
L	Н	L
Н	L	L
Н	Н	Н

H = HIGH voltage level L = LOW voltage level

### **QUICK REFERENCE DATA**

 $GND = 0 V; T_{amb} = 25^{\circ}C; t_{r} = t_{r} = 6 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nA, nB to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 3.3 V	7	ns
Cı	input capacitance		3.5	pF
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	10	pF

### Notes to the quick reference data

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W)  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_D = C_{DD} \times V_{CD}^2 \times f_o$  where:

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>o</sub>) = sum of the outputs.

2. The condition is  $V_I = GND$  to  $V_{CC}$ 

### ORDERING AND PACKAGE INFORMATION

TYPE NUMBER		PACKAGES							
I TPE NUMBER	PINS	PACKAGE	MATERIAL	CODE					
74LV08N	14	DIL	plastic	DIL14/SOT27					
74LV08D	14	SO	plastic	SO14/SOT108A					

PIN NO.	SYMBOL	NAME AND FUNCTION			
1, 4, 9, 12	1A to 4A	data inputs			
2, 5, 10, 13	1B to 4B	data inputs			
3, 6, 8, 11	1Y to 4Y	data outputs			
7	GND	ground (0 V)			
14	V <sub>cc</sub>	positive supply voltage			





Fig.1 Pin configuration.







Fig.3 IEC Logic symbol.



74LV08

### DC characteristics for 74LV08

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: SSI

### AC characteristics for 74LV08

 $GND = 0 V; t_1 = t_2 = 6 ns; C_1 = 50 pF$ 

***************************************				T	amb (°C	<del>2</del> )				TEST CONDITIONS		
SYMBOL	PARAMETER	+25		-40 to +85		-40 to +125		UNIT	V <sub>cc</sub>	WAVEFORMS		
		MIN.	TYP.	MAX.		MAX.				(V)	WAYER OF ILLIO	
+ /+	Propagation delay	-	45 15	- 23	_	- 28	_	- 34	ns	1.2	Fig.5	
t <sub>PHL</sub> /t <sub>PLH</sub>	nA, nB to nY	_	9	14	_	18	_	21	113	3.0	i ig.o	
	output transition	-	25	-	-	-	-	-		1.2		
t <sub>THL</sub> /t <sub>TLH</sub>	time	- -	8 5	16 10	-	20 13	- -	24 15	ns	2.0 3.0	Fig.5	

# Quad 2-input and gate

74LV08

### **AC WAVEFORMS**




Fig.5 Waveforms showing the input (nA, nB) to output (nY) propagation delays and the output transition times.

### Note to the AC waveforms

(1) 
$$V_M = 50\%$$
;  $V_I = GND$  to  $V_{CC}$ .

# Hex inverting Schmitt-trigger

### **FEATURES**

· Optimized for Low Voltage applications: 1.2 to 3.6 V

· Output capability: standard

I<sub>CC</sub> category: SSI

### **APPLICATIONS**

· Wave and pulse shapers

Astable multivibrators

· Monostable multivibrators

### DESCRIPTION

The 74LV14 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT14.

The 74LV04 provides six inverting buffers with Schmitt-trigger action. They are capable of transforming slowly chaningsignals into sharply defined, jitter-free output signals.

#### **FUNCTION TABLE**

INPUT	OUTPUT
nA	nY
L H	ΗL

H = HIGH voltage level L = LOW voltage level

#### **QUICK REFERENCE DATA**

 $GND = 0 V; T_{amb} = 25^{\circ}C; t_r = t_f = 6 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nA to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 3.3 V	12	ns
Cı	input capacitance		3.5	pF
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	7	pF

### Notes to the quick reference data

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W)  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;


 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>o</sub>) = sum of the outputs.


2. The condition is  $V_1 = GND$  to  $V_{CC}$ 


### ORDERING AND PACKAGE INFORMATION


TYPE NUMBER		PACKAGES							
I TPE NUMBER	PINS	PACKAGE	MATERIAL	CODE					
74LV14N	14	DIL	plastic	DIL14/SOT27					
74LV14D	14	SO	plastic	SO14/SOT108A					

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 3, 5, 9, 11, 13	1A to 6A	data inputs
2, 4, 6, 8, 10, 12	1Y to 6Y	data outputs
7	GND	ground (0 V)
14	V <sub>cc</sub>	positive supply voltage









# Hex inverting Schmitt-trigger

74LV14

### DC characteristics for 74LV14

For the DC characteristics see chapter "LV family characteristics", section "Family specifications". Transfer characteristics are given below.

Output capability: standard

I<sub>CC</sub> category: SSI

### Transfer characteristics for 74LV14

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				Т	amb (°C	2)				V <sub>CC</sub> WAVEFORMS	
SYMBOL	PARAMETER		+25		-40 t	o +85	-40 to	+125	UNIT	V <sub>cc</sub>	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	WAVEFORING
	positive-going threshold								٧	1.2 2.0 3.0	Figs 5 and 6
	negative-going threshold								٧	1.2 2.0 3.0	Figs 5 and 6
	hysteresis (V <sub>T+</sub> – V <sub>T-</sub> )								٧	1.2 2.0 3.0	Figs 5 and 6

### AC characteristics for 74LV14


GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 


				T	<sub>amb</sub> (°C	<del>;</del> )				TEST CONDITIONS		
SYMBOL	PARAMETER		+25	25 -40 to +85 -40 to +125		UNIT	V <sub>cc</sub>	WAVEFORMS				
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	WAVEIOIIWIS	
	Propagation delay	-	60	-	-	-	-	-		1.2		
t <sub>PHL</sub> /t <sub>PLH</sub>	nA to nV	-	20	30	-	38	-	45	ns	2.0	Fig. 7	
		-	12	18	-	23	-	27		3.0		
	output transition	-	25	-	-	-	-	-		1.2		
I I /I	time	-	8	16	-	20	-	24	ns	2.0	Fig. 7	
		-	5	10	-	13	-	15		3.0		

# Hex inverting Schmitt-trigger

74LV14

### TRANSFER CHARACTERISTIC WAVEFORMS





### **AC WAVEFORMS**




Fig. 7 Waveforms showing the input (nA) to output (nY) propagation delays and the output transition times.

### Note to the AC waveforms

(1)  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ .

74LV32

#### **FEATURES**

· Optimized for Low Voltage applications: 1.2 to 3.6 V

· Output capability: standard

I<sub>CC</sub> category: SSI

### DESCRIPTION

The 74LV32 a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT32.

The 74LV32 provides the 2-input OR function.

#### **FUNCTION TABLE**

INP	UTS	OUTPUTS
nA	nB	nΥ
L	L	L
L H	H L	H
Н	Н	н

H = HIGH voltage level L = LOW voltage level

#### QUICK REFERENCE DATA

 $GND = 0 V; T_{amb} = 25^{\circ}C; t_r = t_f = 6 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nA, nB to nY	$C_L = 15 \text{ pF}$ $V_{CC} = 3.3 \text{ V}$	6	ns
Cı	input capacitance		3.5	pF
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	16	pF

### Notes to the quick reference data

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W)  $P_D = C_{PD} \times V_{CC}^2 \times f_1 + \Sigma (C_L \times V_{CC}^2 \times f_0) \text{ where:}$   $f_i = \text{input frequency in MHz; } C_L = \text{output load capacity in pF;}$   $f_0 = \text{output frequency in MHz; } V_{CC} = \text{supply voltage in V;}$   $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$ 2. The condition in  $V_C = C_C = V_C =$ 


2. The condition is  $V_1 = GND$  to  $V_{CC}$ 


#### ORDERING AND PACKAGE INFORMATION


TYPE NUMBER	PACKAGES							
I TPE NUMBER	PINS	PACKAGE	MATERIAL	CODE				
74LV32N	14	DIL	plastic	DIL14/SOT27				
74LV32D	14	SO	plastic	SO14/SOT108A				


PIN NO.	SYMBOL	NAME AND FUNCTION			
1, 4, 9, 12	1A to 4A	data inputs			
2, 5, 10, 13	1B to 4B	data inputs			
3, 6, 8, 11	1Y to 4Y	data outputs			
7	GND	ground (0 V)			
14	V <sub>cc</sub>	positive supply voltage			

74LV32









74LV32

### DC characteristics for 74LV32

For the DC characteristics see chapter "LV family characteristics", section "Family specifications". Output capability: standard I<sub>CC</sub> category: SSI

### AC characteristics for 74LV32

GND = 0 V;  $t_r = t_r = 6$  ns;  $C_1 = 50$  pF

		T <sub>amb</sub> (°C)									TEST CONDITIONS	
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		125 UNIT		WAVEFORMS	
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	WAVEFORMS	
Propagation delay	-	40	-	-	-	-	-		1.2			
	-	13	20	-	25	-	30	ns	2.0	Fig. 5		
	IIA, IID IO IIT		8	12	-	15	-	18		3.0		
	output transition	-	25	-	-	-	-	-		1.2		
t <sub>THL</sub> /t <sub>TLH</sub> output transition	-	8	16	-	20	-	24	ns	2.0	Fig. 5		
	ume	-	5	10	-	13	-	15		3.0		

74LV32

### **AC WAVEFORMS**




Fig. 5 Waveforms showing the input (nA, nB) to output (nY) propagation delays and the output transition times.

### Note to the AC waveforms

(1) 
$$V_M = 50\%$$
;  $V_I = GND$  to  $V_{CC}$ .

# Dual D-type flip-flop with set and reset; positive-edge trigger

74LV74

#### **FEATURES**

**Optimized for Low Voltage** applications: 1.2 to 3.6 V

Output capability: standard

I<sub>CC</sub> category: flip-flops

#### **GENERAL DESCRIPTION**

The 74LV74 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT74.

The 74LV74 is a dual positive edge triggered, D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set  $(\overline{S}_D)$  and  $(\overline{R}_D)$  inputs; also complementary Q and Q outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition, for predictable operation.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times

### QUICK REFERENCE DATA

 $GND = 0 V; T_{omb} = 25^{\circ}C; t_{r} = t_{r} = 6 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nCP to nQ, n $\overline{Q}$ to nQ, n $\overline{Q}$ n $\overline{R}_D$ to nQ, n $\overline{Q}$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 3.3 V	14 15 16	ns
f <sub>max</sub>	maximum clock frequency		76	MHz
Cı	input capacitance		3.5	pF
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	24	pF

### Notes to the quick reference data

- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_{D}$  in  $\mu W$ )  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i = \text{input frequency in MHz; } C_L = \text{output load capacity in pF;}$ 
  - $f_0$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;
  - $\Sigma (C_L \times V_{CC}^2 \times f_o) = \text{sum of the outputs.}$
- 2. The condition is  $V_1 = GND$  to  $V_{CC}$

#### ORDERING AND PACKAGE INFORMATION

TYPE NUMBER	PACKAGES						
I TPE NUMBER	PINS	PIN POSITION	MATERIAL	CODE			
74LV74N	14	DIL	plastic	SOT27			
74LV74D	14	SO	plastic	SOT108A			

### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 13	1R <sub>D</sub> , 2R <sub>D</sub>	asynchronous reset-direct input (active LOW)
2, 12	1D, 2D	data inputs
3, 11	1CP, 2CP	clock input (LOW-to-HIGH, edge-triggered)
4, 10	15 <sub>D</sub> , 25 <sub>D</sub>	asynchronous set-direct input (active LOW)
5, 9	1Q, 2Q	true flip-flop outputs
6, 8	1Q, 2Q	complement flip-flop outputs
7	GND	ground (0 V)
14	V <sub>cc</sub>	positive supply voltage

# Dual D-type flip-flop with set and reset; positive-edge trigger

74LV74

### **FUNCTION TABLE**

	INPU	OUT	PUTS		
	$\overline{R}_{D}$	СР	D	Q	Q
L H L	H L L	X X X	X X X	H L H	L H H

H = HIGH voltage level
L = LOW voltage level

X = don't care


↑ = LOW-to-H


= LOW-to-HIGH CP transition

 $Q_{n+1}$  = state after the next LOW-to-HIGH CP

transition


	INPU	ОUТ	PUTS		
S <sub>D</sub>	$\overline{R}_{D}$	СР	D	Q <sub>n+1</sub>	$\overline{\mathbf{Q}}_{\mathbf{n+1}}$
H	H	<b>↑</b>	L	LΗ	НГ







# Dual D-type flip-flop with set and reset; positive-edge trigger

74LV74





74LV74



# Dual D-type flip-flop with set and reset; positive-edge trigger

74LV74

### DC characteristics for 74LV74

For the DC characteristics see chapter "LV family characteristics", section "Family specifications". Output capability: bus driver  $I_{\rm CC}$  category: MSI

### AC characteristics for 74LV74

GND = 0 V;  $t_1 = t_2 = 6$  ns;  $C_1 = 50$  pF

			T <sub>amb</sub> (°C)								TEST CONDITIONS	
SYMBOL	PARAMETER		+25		-40 t	o +85	-40 t	+125	UNIT	$v_{cc}$	WAVEFORMS	
		MIN.	TYP.	MAX.	MIN.	MAX.		MAX.		(V)	WAVEI ONING	
	Propagation delay	-	85	-	-	-	-	-		1.2		
t <sub>PHL</sub> /t <sub>PLH</sub>	nCP to nQ, nQ	-	27	45	-	56	-	67	ns		Fig. 6	
	nor to na, na	-	17	28	-	35	-	42		3.0		
	Propagation delay	-	90	-	-	-	-	-		1.2		
t <sub>PHL</sub> /t <sub>PLH</sub>	$n\overline{S}_D$ to $nQ$ , $n\overline{Q}$	-	29	44	-	54	_	65	ns		Fig. 7	
	nop to ma, ma	-	18	27	-	34	-	41		3.0	-	
	Propagation delay	-	95	-	-	-	-	-		1.2		
t <sub>PHL</sub> /t <sub>PLH</sub>	nR <sub>D</sub> to nQ, nQ	_	31	47	_	58	_	70	ns		Fig. 7	
		-	19	29	-	37	-	44		3.0		
	Output transition	-	35	-	-	-	-	-		1.2		
t <sub>THL</sub> /t <sub>TLH</sub>	HL/t <sub>TLH</sub> time	_	10	20		25	_	30	ns		Fig. 6	
		-	7	15	-	19	-	23		3.0		
t <sub>w</sub>	clock pulse width	25	10	-	32	. –	38	_	ns	2.0	Fig. 6	
·w	HIGH or LOW	16	7	-	20	-	24	-	113	3.0	i ig. o	
+	set or reset pulse	25	10	_	32	_	38	-	ns	2.0	Fig. 7	
t <sub>w</sub>	width LOW	16	7	-	20	-	24	-	115	3.0	1F19. 7	
	removal time	-	5	-	-	-	-	-		1.2		
t <sub>rem</sub>	set or reset	9	2	-	12	-	15	-	ns	2.0	Fig. 7	
	Set of reset	6	1	-	8	-	9	-		3.0		
	set-up time	-	10	-	-	-	_	-		1.2	•	
t <sub>su</sub>	nD to nCP	16	4	-	20	-	24	-	ns		Fig. 6	
l'io	1.0 1.01	10	2	-	13	_	15	-		3.0		
	hold time	-	-10	_	-	_	-	_		1.2		
t <sub>h</sub>	nD to nCP	3	-2	-	3	ı —	3	-	ns		Fig. 6	
	10 1101	3	-2	-	3	-	3	-		3.0		
f <sub>max</sub>	maximum clock	18	40	-	15	-	12	-	MHz	2.0	Fig. 6	
'max	pulse frequency	30	70	-	24	-	20	-	1411.12	3.0	i ig. 0	

# Dual D-type flip-flop with set and reset; positive-edge trigger

74LV74

### **AC WAVEFORMS**




Fig. 6 Waveforms showing the clock (nCP) to output  $(nQ, n\overline{Q})$  propagation delays, the clock pulse width, the nD to nCP set-up times, the nCP to nD hold times, the output transition times and the maximum clock pulse frequency.

### Note to Fig.6

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig.7 Waveforms showing the set  $(n\overline{S}_D)$  and reset  $(n\overline{R}_D)$  input to output  $(nQ, n\overline{Q})$  propagation delays, the set and reset pulse widths and the  $n\overline{R}_D$  to nCP removal time.

### Note to the AC waveforms

(1)  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ .

#### **FEATURES**

 Optimized for Low Voltage applications: 1.2 to 3.6 V

· Output capability: bus driver

• I<sub>cc</sub> category: MSI

### DESCRIPTION

The 74LV125 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT125.

The 74LV125 consists of four non-inverting buffers/line drivers with 3-state outputs. The 3-state outputs (nY) are controlled by the output enable input (nOE). A HIGH at nOE causes the outputs to assume a high impedance OFF-state.

### **FUNCTION TABLE**

INP	UTS	OUTPUT
nŌĒ	nA	nΥ
L	L	L
L	Н	Н
Н	Х	Z

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f = 6 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nA to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 3.3 V	9	ns
Cı	input capacitance		3.5	pF
C <sub>PD</sub>	power dissipation capacitance per buffer	V <sub>CC</sub> = 3.3 V notes 1 and 2	22	рF

### Notes to the quick reference data


1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ )  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $\Sigma (C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.


2. The condition is  $V_1 = GND$  to  $V_{CC}$ 


### **ORDERING AND PACKAGE INFORMATION**

TYPE NUMBER	PACKAGES						
TYPE NUMBER	PINS	PACKAGE	MATERIAL	CODE			
74LV125N	14	DIL	plastic	DIL14/SOT27			
74LV125D	14	so	plastic	SO14/SOT108A			

SYMBOL	NAME AND FUNCTION					
10E to 40E	output enable inputs (active LOW)					
1A to 4A	data inputs					
1Y to 4Y	data outputs					
GND	ground (0 V)					
V <sub>cc</sub>	positive supply voltage					
	1OE to 4OE 1A to 4A 1Y to 4Y					







74LV125

# DC characteristics for 74LV125

For the DC characteristics see chapter "LV family characteristics", section "Family specifications". Output capability: bus driver

I<sub>CC</sub> category: MSI

# AC characteristics for 74LV125

 $GND = 0 V; t_r = t_r = 6 ns; C_r = 50 pF$ 

	PARAMETER			T	<sub>amb</sub> (°C	<del>)</del>			TEST CONDITIONS		
SYMBOL		+25			-40 t	-40 to +85		-40 to +125		V <sub>cc</sub> (V)	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	WAVE ON INS
	Propagation delay	_	55	-	-	-	-	-		1.2	
t <sub>PHL</sub> /t <sub>PLH</sub>	nA to nY	-	18	28	-	35	-	43	ns	2.0	Fig.4
		-	11	17	-	21	-	26	113	3.0	
	3-state output	-	75	-	-	-	-	-		1.2	
$t_{PZH}/t_{PZL}$	enable time	-	25	38	-	48	-	58		2.0	Fig.5
	nOE to nY	_	15	23	-	29	-	35	ns	3.0	
	3-state output	-	55	-	-	_	-	-		1.2	
$t_{PHZ}/t_{PLZ}$	disable time	-	21	30	-	40	-	47	200	2.0	Fig.5
	nOE to nY	-	15	20	-	24	-	28	ns	3.0	
	output transition	_	25	-	-	-	-	-		1.2	
	output transition	-	8	16	-	20	- 1	24		2.0	Fig.4
THETTER	time	-	5	10	-	13	-	15	ns	3.0	-




Fig.4 Waveforms showing the input (nA) to output (nY) propagation delays and the output transition times.




Fig.5 Waveforms showing the 3-state enable and disable times.

# Note to the AC waveforms

(1)  $V_M = 50\%$ ;  $V_I = GND \text{ to } V_{CC}$ .

# 3-to-8 line decoder/demultiplexer; inverting

74LV138

#### **FEATURES**

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- Demultiplexing capability
- · Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- Active LOW mutually exclusive outputs
- Output capability: standard
- I<sub>cc</sub> category: MSI

#### DESCRIPTION

The 74LV138 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT138.

The 74LV138 accepts three binary weighted address inputs (A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub>) and when enabled, provide 8 mutually exclusive active LOW outputs  $(\overline{Y}_0 \text{ to } \overline{Y}_7)$ .

The '138' features three enable inputs: two active LOW (E, and E, and one active HIGH (E3). Every output will be HIGH unless E₁ and  $\overline{E}_2$  are LOW and  $E_3$  is HIGH.

This multiple enable function allows easy parallel expansion of the '138' to a 1-of-32 (5 lines to 32 lines) decoder with just four '138' ICs and one inverter. The '138' can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Unused enable inputs must be permanently tied to their appropriate active HIGH or LOW state.

The '138' is identical to the '238' but has non-inverting (true) outputs.

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f = 6 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay An to Yn, E3 to Yn, En to Yn	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 3.3 V	12 14	ns
Cı	input capacitance		3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	V <sub>CC</sub> = 3.3 V notes 1 and 2	67	pF


### Notes to the quick reference data


- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_{D}$  in  $\mu$ W)  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:
  - $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;
- $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$
- 2. The condition is  $V_I = GND$  to  $V_{CC}$


#### ORDERING AND PACKAGE INFORMATION


TYPE NUMBER	PACKAGES								
TIPE NOWBER	PINS	PACKAGE	MATERIAL	CODE					
74LV138N	16	DIL	plastic	DIL16/SOT38Z					
74LV138D	16	so	plastic	SO16/SOT109A					

PIN NO.	SYMBOL	NAME AND FUNCTION					
1, 2, 3	A <sub>0</sub> to A <sub>2</sub>	address inputs					
4, 5	$\overline{E}_1, \overline{E}_2$	enable inputs (active LOW)					
6	E <sub>3</sub>	enable inputs (active HIGH)					
15, 14, 13, 12, 11, 10, 9, 7	$\overline{Y}_0$ to $\overline{Y}_7$	outputs					
8	GND	ground (0 V)					
16	V <sub>cc</sub>	positive supply voltage					









# 3-to-8 line decoder/demultiplexer; inverting

74LV138

# **FUNCTION TABLE**

		INP	UTS			OUTPUTS							
Ē,	E <sub>2</sub>	E <sub>3</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	$\overline{Y}_0$	<b>7</b> ₁	$\overline{Y}_2$	$\overline{Y}_3$	$\overline{Y}_4$	$\overline{Y}_5$	$\overline{Y}_6$	<b>7</b> <sub>7</sub>
H X X	X H X	X L	X X X	X X X	X X X	H H H	H	III	HH	HH	H	H H H	H H H
L L L	L L L	1111	TTT	LHH	L L L	H H	HLHH	TLLI	H H L	H H H	H H H	H H H	H H H
L L L	L L L	H H H H	LHLH	L H H	H H H	H H H	H H H	H H H H	H H H	L H H	H L H	H H L	H H H L

H = HIGH voltage level

L = LOW voltage level

X = don't care

## DC characteristics for 74LV138

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

## AC characteristics for 74LV138

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				Т	<sub>amb</sub> (°C	<del>;)</del>		7	TEST CONDITIONS		
SYMBOL	PARAMETER	+25			-40 to	-40 to +85 -		-40 to +125		V <sub>cc</sub>	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	WAVEIOIIIII
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay	_	75	_	_	-	-	- "		1.2	
	$A_n$ to $\overline{Y}_n$	-	25	38	_	48	-	58	ns	2.0	Fig.5
	A <sub>n</sub> to T <sub>n</sub>	-	15	23	-	29	-	35		3.0	
	propagation delay E <sub>3</sub> to $\overline{Y}_n$	_	85	_	_	_	_	_		1.2	
t <sub>PHL</sub> /t <sub>PLH</sub>		-	28	43	_	55	_	65	ns	2.0	Fig.5
		-	17	26	-	33	-	39		3.0	
	propagation dolay	_	85	-	_	_	-	_		1.2	
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay	_	28	43	-	55	-	65	ns	2.0	Fig.6
	L <sub>n</sub> to 1 <sub>n</sub>	-	17	26	-	33	-	39		3.0	
	output transition	_	25	-	-	-	-	-		1.2	
T /T	time	_	8	16	_	20	-	24	ns	2.0	Figs 5 and 6
	une	-	5	10	- ,	13	-	15		3.0	




Fig. 5 Waveforms showing the address input (An) and enable input ( $E_3$ ) to output ( $\overline{Y}$ n) propagation delays and the output transition times.

Note to the AC waveforms (1)  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ .




Fig. 6 Waveforms showing the enable input  $(E_n)$  to output  $(\overline{Y}n)$  propagation delays and the output transition times.

# Dual 2-to-4 line decoder/demultiplexer

74LV139

#### **FEATURES**

- · Optimized for Low Voltage applications: 1.2 to 3.6 V
- **Demultiplexing capability**
- Two independent 2-to-4 decoders
- Multifunction capability
- Active LOW mutually exclusive
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **APPLICATIONS**

- Memory decoding or data-routing
- Code conversion

#### DESCRIPTION

The 74LV139 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT139.

The 74LV139 is a dual 2-to-4 line decoder/demultiplexer. This device has two independent decoders, each accepting two binary weighted inputs (nAn and nA1) and providing four mutually exclusive active LOW outputs  $(n\overline{Y}_0 \text{ to } n\overline{Y}_3)$ . Each decoder has an active LOW enable input (nE).

When nE is HIGH, every output is forced HIGH. The enable can be used as the data input for a 1-to-4 demultiplexer application.

#### **QUICK REFERENCE DATA**

 $GND = 0 V; T_{amb} = 25^{\circ}C; t_r = t_f = 6 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nA <sub>n</sub> to nȲ <sub>n</sub> , nE to nȲ <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 3.3 V	11 10	ns
Cı	input capacitance		3.5	pF
C <sub>PD</sub>	power dissipation capacitance per multiplexer	V <sub>CC</sub> = 3.3 V notes 1 and 2	42	pF

### Notes to the quick reference data

- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_{D}$  in  $\mu W$ )  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i = \text{input frequency in MHz}$ ;  $C_L = \text{output load capacity in pF}$ ;  $f_o = \text{output frequency in MHz}$ ;  $V_{CC} = \text{supply voltage in V}$ ;

  - $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$
- 2. The condition is  $V_1 = GND$  to  $V_{CC}$


#### ORDERING AND PACKAGE INFORMATION


TYPE NUMBER	PACKAGES								
TIPE NUMBER	PINS	PACKAGE	MATERIAL	CODE					
74LV139N	16	DIL	plastic	DIL16/SOT38Z					
74LV139D	16	SO	plastic	SO16/SOT109A					


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15	1Ē, 2Ē	enable inputs (active LOW)
2, 3	1A <sub>0</sub> , 1A <sub>1</sub>	address inputs
4, 5, 6, 7	$1\overline{Y}_0$ to $1\overline{Y}_3$	outputs (active LOW)
8	GND	ground (0 V)
12, 11, 10, 9	$2\overline{Y}_0$ to $2\overline{Y}_3$	outputs (active LOW)
14, 13	2A <sub>0</sub> , 2A <sub>1</sub>	address inputs
16	V <sub>cc</sub>	positive supply voltage


# Dual 2-to-4 line decoder/demultiplexer

74LV139









# Dual 2-to-4 line decoder/demultiplexer

# **FUNCTION TABLE**

	INPUTS		OUTPUTS						
ηĒ	nA <sub>0</sub>	nA <sub>1</sub>	n₹ <sub>0</sub>	n₹ <sub>1</sub>	n₹₂	n₹₃			
Н	х	х	Н	Н	Н	Н			
L L L	L H L H	L L H	L H H	H L H	H H L H	H H H L			

H = HIGH voltage level

L = LOW voltage level

X = don't care

## DC characteristics for 74LV139

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

# AC characteristics for 74LV139

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

	PARAMETER			Т	<sub>amb</sub> (°C	<del>)</del>				TEST CONDITIONS		
SYMBOL		+25			-40 to	-40 to +85  -4		-40 to +125		V <sub>cc</sub>	WAVEFORMS	
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	WAVEIOIIIII	
proposation	propagation dalay	_	70	-	_	_		_		1.2		
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay	_	23	35	_	43	-	53	ns	2.0	Fig.5	
	InA <sub>n</sub> to T <sub>n</sub>	-	14	21	-	26	-	32	3.0			
	proposition doloy	_	60	-	_	_	<b>–</b>	_		1.2		
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay	-	20	30	_	38	-	45	ns	2.0	Fig.6	
	I LO In	-	12	18	-	23	-	27		3.0		
	output transition	_	25	_	_	<b>-</b>	_	-		1.2		
t <sub>THL</sub> /t <sub>TLH</sub>	time	-	8	16	-	20	-	24	ns	2.0	Figs 5 and 6	
	ume	-	5	10	-	13	_	15		3.0		




Fig. 5 Waveforms showing the address input  $(nA_n)$  to output  $(n\overline{Y}n)$  propagation delays and the output transition times.




Fig. 6 Waveforms showing the enable input  $(n\overline{E})$  to output  $(n\overline{Y}_n)$  propagation delays and the output transition times.

## Note to the AC waveforms

(1) 
$$V_M = 50\%$$
;  $V_I = GND$  to  $V_{CC}$ .

# 8-bit serial-in/parallel-out shift register

74LV164

#### **FEATURES**

 Optimized for Low Voltage applications: 1.2 to 3.6 V

Gated serial data inputs

Asynchronous master resetOutput capability: standard

I<sub>CC</sub> category: MSI

#### DESCRIPTION

The 74LV164 is a low-voltage Si-gate CMOS device and is pin and function compatible with the 74HCT164.

The 74LV164 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs  $(D_{sa} \text{ or } D_{sb})$ ; either input can be used as an active HIGH enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied HIGH.

Data shifts one place to the right on each LOW-to-HIGH transition of the clock (CP) input and enters into  $Q_0$ , which is the logical AND of the two data inputs ( $D_{sa}$ ,  $D_{sb}$ ) that existed one set-up time prior to the rising clock edge.

A LOW on the master reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all outputs LOW.

## **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f = 6 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub> MR to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 3.3 V	12 11	ns ns
f <sub>max</sub>	maximum clock frequency	umi Tuga da Tuga da Salahari Tuga da Salahari	78	MHz
C <sub>i</sub>	input capacitance		3.5	pF
C <sub>PD</sub>	power dissipation capacitance per gate	V <sub>CC</sub> = 3.3 V notes 1 and 2	40	pF

#### Notes to the quick reference data

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W)  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $V_{CC} \times V_{CC}^2 \times f_o$  = sum of the outputs.


2. The condition is  $V_1 = GND$  to  $V_{CC}$ 


#### ORDERING AND PACKAGE INFORMATION


TYPE NUMBER	PACKAGES								
TIPE NOMBER	PINS	PACKAGE	MATERIAL	CODE					
74LV164N	14	DIL	plastic	DIL14/SOT27					
74LV164D	14	so	plastic	SO14/SOT108A					


#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION				
1, 2	D <sub>sa</sub> , D <sub>sb</sub>	data inputs				
3, 4, 5, 6, 10, 11, 12, 13	Q <sub>0</sub> to Q <sub>7</sub>	outputs				
7	GND	ground (0 V)				
8	CP	clock input (LOW-to-HIGH, edge-triggered)				
9	MR	master reset input (active LOW)				
14	V <sub>cc</sub>	positive supply voltage				









# 8-bit serial-in/parallel-out shift register

#### **FUNCTION TABLE**

ODEDATING MODES		INP	UTS	OUTPUTS		
OPERATING MODES	MR	СР	D <sub>sa</sub>	$D_{sb}$	$\mathbf{Q}_{0}$	Q1 - Q7
reset (clear)	L	Х	х	х	L	L-L
shift	H H H	<b>↑</b> ↑ ↑	l h h	- h - h	LLLH	$q_0 - q_6$ $q_0 - q_6$ $q_0 - q_6$ $q_0 - q_6$

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition

q = lower case letters indicate the state of referenced input one set-up time prior to the LOW-to-HIGH clock transition

1 = LOW-to-HIGH clock transition

#### DC characteristics for 74LV164

For the DC characteristics see chapter "LV family characteristics", section "Family specifications". Output capability: standard

I<sub>CC</sub> category: MSI

# AC characteristics for 74LV164

 $GND = 0 V; t_r = t_f = 6 ns; C_1 = 50 pF$ 

	PARAMETER	T <sub>amb</sub> (°C)							1	TEST CONDITIONS	
SYMBOL		+25		-40 to	0 +85	-40 to	+125	UNIT	ν <sub>cc</sub>	WAVEFORMS	
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	WAVE OTHER
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>	-	60 20 12	- 30 18	- - -	- 38 23	- - -	- 45 27	ns	1.2 2.0 3.0	Fig.5
t <sub>PHL</sub>	propagation delay MR to Q <sub>n</sub>	- - -	55 18 11	28 17	- - -	- 35 21	- - -	- 43 26	ns	1.2 2.0 3.0	Fig.6
t <sub>THL</sub> /t <sub>TLH</sub>	output transition time	- - -	25 8 5	- 16 10	- - -	20 13	- - -	- 24 15	ns	1.2 2.0 3.0	Fig.5
t <sub>w</sub>	clock pulse width HIGH or LOW			-		_		-	ns	2.0 3.0	Fig.5
t <sub>w</sub>	master reset pulse width; LOW			-		_		-	ns	2.0 3.0	Fig.6
t <sub>rem</sub>	removal time MR to CP			- - -		-		- - -	ns	1.2 2.0 3.0	Fig.6
t <sub>su</sub>	set-up time D <sub>sa</sub> , D <sub>sb</sub> to CP			-   -   -		-		- - -	ns	1.2 2.0 3.0	Fig.7
t <sub>h</sub>	hold time D <sub>sa</sub> , D <sub>sb</sub> to CP			- - -		- -		- -	ns	1.2 2.0 3.0	Fig.7
f <sub>max</sub>	maximum clock pulse frequency			=		-		_	MHz	2.0 3.0	Fig.5





Fig.5 Waveforms showing the clock (CP) to output  $(Q_n)$  propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.



#### Note to Fig.7

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig.7 Waveforms showing the data set-up and hold times for  $D_n$  inputs.

## Note to the AC waveforms

# Hex D-type flip-flop with reset; positive-edge trigger

741 V174

#### **FEATURES**

· Optimized for Low Voltage applications: 1.2 to 3.6 V

Six edge-triggered D-type flip-flops

Asynchronous master reset

· Output capability: standard

I<sub>CC</sub> category: MSI

# DESCRIPTION

The 74LV174 is a low-voltage Si-gate CMOS device and is pin and function compatible with the 74HCT174.

The 74LV174 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common clock (CP) and master reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one set-up time prior to the LOW-to-HIGH clock transition, is transferred to the corresponding output of the flip-flop.

A LOW level on the MR input forces all outputs LOW, independently of clock or data inputs.

The device is useful for applications requiring true outputs only and clock and master reset inputs that are common to all storage elements.

#### **QUICK REFERENCE DATA**

 $GND = 0 \text{ V}; T_{amb} = 25^{\circ}\text{C}; t_{amb} = 6 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT	
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub> MR to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 3.3 V	17 13	ns ns	
f <sub>max</sub>	maximum clock frequency	V <sub>CC</sub> = 3.3 V	99	MHz	
Cı	input capacitance	14.	3.5	рF	
C <sub>PD</sub>	power dissipation capacitance per flip-flop	V <sub>CC</sub> = 3.3 V notes 1 and 2	17	pF	

#### Notes to the quick reference data

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W)  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;

 $f_0$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $\Sigma$  (C<sub>L</sub> x  $V_{CC}^2$  x  $f_0$ ) = sum of the outputs. 2. The condition is  $V_I$  = GND to  $V_{CC}$ 

#### ORDERING AND PACKAGE INFORMATION


TYPE NUMBER	PACKAGES							
ITPE NUMBER	PINS	PACKAGE	MATERIAL	CODE				
74LV174N	14	DIL	plastic	DIL16/SOT38Z				
74LV174D	14	SO	plastic	SO14/SOT109A				


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION				
1	MR	asynchronous master reset (active LOW)				
2, 5, 7, 10, 12, 15	Q <sub>0</sub> to Q <sub>5</sub>	flip-flop outputs				
3, 4, 6, 11, 13, 14	D <sub>o</sub> to D <sub>5</sub>	data inputs				
8	GND	ground (0 V)				
9	CP	clock input (LOW-to-HIGH, edge-triggered)				
16	V <sub>cc</sub>	positive supply voltage				

# Hex D-type flip-flop with reset; positive-edge trigger

74LV174







74LV174

#### **FUNCTION TABLE**

- ONO HOLD HADEL								
OPERATING MODES	ı	NPUT:	OUTPUTS					
	MR	СР	D <sub>n</sub>	Q <sub>n</sub>				
reset (clear)	L	Х	Х	L				
load "1"	Н	1	h	Н				
load "0"	Н	1	Į	L				

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition

q = lower case letter indicate the state of referenced input one set-up time prior to the LOW-to-HIGH clock transition

1 = LOW-to-HIGH clock transition

#### DC characteristics for 74LV174

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### AC characteristics for 74LV174

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

	T <sub>amb</sub> (°C)								TEST CONDITIONS		
SYMBOL	PARAMETER	+25		-40 to +85		-40 to +125		UNIT	V <sub>cc</sub>	WAVEFORMS	
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	WAVEFORMS
	propagation delay	-	100	_	-	-	_	_		1.2	
t <sub>PHL</sub> /t <sub>PLH</sub>	CP to Q <sub>n</sub>	_	33	50	-	63	-	75	ns	2.0	Fig.5
	CF to Q <sub>n</sub>	-	20	30	-	38	-	45		3.0	
	proposition dolou	-	80	_	-	-	_	-		1.2	
t <sub>PHL</sub>	propagation delay	-	27	40	-	50	-	60	ns	2.0	Fig.6
	IVIT LO CO <sub>n</sub>		16	24	-	30	-	36		3.0	
	output transition	_	25	-	_	-	_	_		1.2	
	time	-	8	16	-	20	-	24	ns 2.0	Fig.5	
	time	-	5	10	-	13	-	15		3.0	
t <sub>w</sub>	clock pulse width HIGH or LOW	_	_	-	-	-	-	_		2.0	Fig.5
		16	6	-	20	-	24	-	ns 3.0	1 1g.5	
	master reset	_	_	-	-	-	-	_	ns	2.0	Fig.6
t <sub>W</sub>	pulse width LOW	16	4	-	20	-	24	-	3.0	i ig.o	
	removal time	-	-	_	-	-	-	_	1.2		
t <sub>rem</sub>	MR to CP	_	-	-	-	-	-	-	ns	2.0	Fig.6
	WII T LO OI	5	-4	-	5	-	5	-		3.0	
	set-up time	-	-	-	-	-	-	-		1.2	
t <sub>su</sub>	D <sub>n</sub> to CP	-	-	-	-	-	-	_	ns	2.0	Fig.7
	D <sub>n</sub> to Oi	12	2	-	15	-	18	-		3.0	
	hold time	-	-	_	-	-	-	-		1.2	
t <sub>h</sub>	D <sub>n</sub> to CP	_	-	-	-	-	_	-	ns	2.0	Fig.7
	_n .5 5.	3	-2	_	3	-	3	-		3.0	
f <sub>max</sub>	maximum clock	-	-	-	_	-	-	_	MHz	2.0	Fig. 5
'max	pulse frequency	30	90	-	24	-	20	-	''' '2	3.0	'g. 0

# Hex D-type flip-flop with reset; positive-edge trigger

74LV174

#### **AC WAVEFORMS**




Fig.4 Waveforms showing the clock (CP) to output  $(Q_n)$  propagation delays, the clock pulse width, the output transition times and the maximum clock pulse frequency.




Fig.6 Waveforms showing the data set-up and hold times for the data input  $(D_n)$ .




Fig.5 Waveforms showing the master reset  $(\overline{MR})$  pulse width, the master reset to output  $(Q_n)$  propagation delay and the master reset to clock removal time.

#### Note to Fig.6

The shaded areas indicate when the input is permitted to change for predictable output performance.

## Note to the AC waveforms

# Octal buffer/line driver; 3-state

74LV244

#### **FEATURES**

· Optimized for Low Voltage applications: 1.2 to 3.6 V

· Output capability: bus driver

I<sub>CC</sub> category: MSI

#### DESCRIPTION

The 74LV244 a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT244.

The 74LV244 is an octal noninverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 10E and 20E. A HIGH on nOE causes the outputs to assume a high impedance OFF-state. The "244" is identical to the "240" but has non-inverting outputs.

#### **TABLE**

INP	UTS	OUTPUT			
nŌE	nA <sub>n</sub>	nY <sub>n</sub>			
L	L	L			
L	Н	Н			
Н	Х	Z			

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

#### QUICK REFERENCE DATA

 $GND = 0 \text{ V; } T_{amb} = 25^{\circ}\text{C; } t_r = t_f = 6 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay 1A <sub>n</sub> to 1Y <sub>n</sub> ; 2A <sub>n</sub> to 2Y <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 3.3 V	8	ns
Ci	input capacitance		3.5	рF
C <sub>PD</sub>	power dissipation capacitance per buffer	notes 1 and 2	35	pF

## Notes to the quick reference data


1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W)  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $\Sigma (C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.


2. The condition is  $V_I = GND$  to  $V_{CC}$ 


#### ORDERING AND PACKAGE INFORMATION


TYPE NUMBER		PACKAGES								
I THE NUMBER	PINS	PIN POSITION	MATERIAL	CODE						
74LV244N	20	DIL	plastic	SOT146						
74LV244D	20	so	plastic	SOT163A						
74LV244DB	20	SSOP	plastic	SOT339						

PIN NO.	SYMBOL	NAME AND FUNCTION
1	1 <del>OE</del>	output enable input (active LOW)
2, 4, 6, 8	1A <sub>0</sub> to 1A <sub>3</sub>	data inputs
3, 5, 7, 9	2Y <sub>0</sub> to 2Y <sub>3</sub>	bus outputs
10	GND	ground (0 V)
17, 15, 13, 11	2A <sub>0</sub> to 2A <sub>3</sub>	data inputs
18, 16, 14, 12	1Y <sub>0</sub> to 1Y <sub>3</sub>	bus outputs
19	2 <del>OE</del>	output enable input (active LOW)
20	V <sub>cc</sub>	positive power supply









# Octal buffer/line driver; 3-state

74LV244

## DC characteristics for 74LV244

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".


Output capability: bus driver


I<sub>CC</sub> category: MSI

## AC characteristics for 74LV244

 $GND = 0 V; t_r = t_f = 6 ns; C_1 = 50 pF$ 

	T <sub>amb</sub> (°C)									TEST CONDITIONS	
SYMBOL	PARAMETER	+25			-40 to +85  -40 to		+125	UNIT	V <sub>cc</sub>	WAVEFORMS	
	-	MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	WAVEIOIMO
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay 1A <sub>n</sub> to 1Y <sub>n</sub> ; 2A <sub>n</sub> to 2Y <sub>n</sub>	- - -	50 16 10	- 24 15	- - -	- 30 19	-	- 36 23	ns	1.2 2.0 3.0	Fig. 5
	3-state output enable time 1OE to 1Y <sub>n</sub> ; 2OE to 2Y <sub>n</sub>		65 21 13	- 32 20	- - -	- 40 25	- - -	- 48 30	ns	1.2 2.0 3.0	Fig. 6
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time 1OE to 1Y <sub>n</sub> ; 2OE to 2Y <sub>n</sub>	- - -	70 22 14	30 20	- - -	- 35 24	- - -	- 41 28	ns	1.2 2.0 3.0	Fig. 6
	output transition time	- -	25 8 5	- 16 10	- -	- 20 13	-	- 24 15	ns	1.2 2.0 3.0	Fig. 5





# Note to the AC waveforms

# Octal bus transceiver; 3-state

74LV245

#### **FEATURES**

· Optimized for Low Voltage applications: 1.2 to 3.6 V

Output capability: bus driver

I<sub>cc</sub> category: MSI

#### DESCRIPTION

The 74LV245 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT245.

The 74LV245 is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The "245" features an output enable (OE) input for easy cascading and a send/receive (DIR) input for direction control. OE controls the outputs so that the buses are effectively isolated.

#### **FUNCTION TABLE**

INP	UTS	INPUTS	/OUTPUT			
ŌĒ	DIR	A <sub>n</sub>	B <sub>n</sub>			
L	L	A ≈ B	inputs			
L	Н	inputs	B = A			
Н	Х	Z	Z			

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

#### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r = t_f = 6$  ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay A <sub>n</sub> to B <sub>n</sub> ; B <sub>n</sub> to A <sub>n</sub>	C <sub>L</sub> = 50 pF V <sub>CC</sub> = 3.3 V	7	ns
Cı	input capacitance		3.0	pF
C <sub>1/0</sub>	input/output capacitance		10	рF
C <sub>PD</sub>	power dissipation capacitance per buffer	notes 1 and 2	30	pF

## Notes to the quick reference data

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W):  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$   $f_i = \text{input frequency in MHz; } C_L = \text{output load capacity in pF;}$   $f_0 = \text{output frequency in MHz; } V_{CC} = \text{supply voltage in V;}$   $\Sigma (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$ 

2. The condition is  $V_1 = GND$  to  $V_{CC}$ .

#### ORDERING INFORMATION

TYPE NUMBER		PACKAGES							
I TPE NUMBER	PINS	PACKAGE	MATERIAL	CODE					
74LV245N	20	DIL	plastic	DIL20/SOT146					
74LV245D	20	so	plastic	SO20/SOT163A					
74LV245DB	20	SSOP	plastic	SSOP20/SOT339					

PIN	SYMBOL	NAME AND FUNCTION
1	DIR	direction control
2, 3, 4, 5, 6, 7, 8, 9	A <sub>0</sub> to A <sub>7</sub>	data inputs/outputs
10	GND	ground (0 V)
18, 17, 16, 15, 14, 13, 12, 11		data inputs/outputs
19	ŌĒ	output enable input (active LOW)
20	V <sub>cc</sub>	positive supply voltage






Fig.1 Pin configuration.






# DC characteristics for 74LV245

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".  $I_{\rm CC}$  category: MSI


# AC characteristics for 74LV245

GND = 0 V;  $t_1 = t_2 = 6$  ns;  $C_1 = 50$  pF

			T <sub>amb</sub> (°C)							TEST CONDITIONS	
SYMBOL	PARAMETER		+25		-40 to	0 +85	-40 to	+125	UNIT	V <sub>cc</sub>	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	WAVEIOIMS
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay A <sub>n</sub> to B <sub>n</sub> ; B <sub>n</sub> to A <sub>n</sub>	- - -	45 15 9	- 23 14		- 28 18	- - -	- 34 21	ns	1.2 2.0 3.0	Fig.4
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time OE, DIR to A <sub>n</sub> ; OE, DIR to B <sub>n</sub>	- - -	55 18 11	- 28 17	1 1 1	- 35 21	-	- 43 26	ns	1.2 2.0 3.0	Fig.5
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time OE, DIR to A <sub>n</sub> ; OE, DIR to B <sub>n</sub>	- · -	55 22 15	- 30 20	- - -	- 37 24	- - -	- 43 28	ns	1.2 2.0 3.0	Fig.5
	output transition time	- - -	25 8 5	- 16 10	- - -	- 20 13	-	- 24 15	ns	1.2 2.0 3.0	Fig.4



# Fig. 4 Waveforms showing the input $(A_n, B_n)$ to output $(B_n, A_n)$ propagation delays and the output transition times.



## Note to the AC waveforms

# Octal D-type flip-flop; positive-edge trigger

74LV273

#### **FEATURES**

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- Ideal buffer for MOS microprocessor or memory
- Common clock and master reset
- Eight positive edge-triggered D-type flip-flops
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### DESCRIPTION

The 74LV273 a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT273.

The 74LV273 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common clock (CP) and master reset ( $\overline{MR}$ ) inputs load and reset (clear) all flip-flops simultaneously. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output ( $Q_n$ ) of the flip-flop.

All outputs will be forced LOW independently of clock or data inputs by a LOW voltage level on the  $\overline{\text{MR}}$  input.

The device is useful for applications where the true output only is required and the clock and master reset are common to all storage elements.

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}\text{C}$ ;  $t_r = t_t = 6 \, \text{ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay <u>CP</u> to Q <sub>n</sub> ;  MR to Q <sub>n</sub>	C <sub>L</sub> = 50 pF V <sub>CC</sub> = 3.3 V	15 15	ns
f <sub>max</sub>	maximum clock frequency		66	MHz
Cı	input capacitance		3.0	pF
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	20	pF

#### Notes to the quick reference data


- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W):  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $\Sigma (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.
- 2. The condition is  $V_1 = GND$  to  $V_{CC}$ .


#### ORDERING INFORMATION


TYPE NUMBER		PACKAGES							
TIPE NUMBER	PINS	PACKAGE	MATERIAL	CODE					
74LV273N	20	DIL	plastic	DIL20/SOT146					
74LV273D	20	so	plastic	SO20/SOT163A					


PIN	SYMBOL	NAME AND FUNCTION
1	MR	master reset input (active LOW)
2, 5, 6, 9, 12, 15, 16, 19	Q <sub>0</sub> to Q <sub>7</sub>	flip-flop outputs
3, 4, 7, 8, 13, 14, 17, 18	D <sub>0</sub> to D <sub>7</sub>	data inputs
10	GND	ground (0 V)
11	СР	clock input (LOW-to-HIGH, edge-triggered)
20	V <sub>cc</sub>	positive supply voltage

74LV273









# Octal D-type flip-flop with reset; positive-edge trigger

74LV273

#### **FUNCTION TABLE**

	11	NPUT	s	OUTPUTS
OPERATING MODES	MR	СР	D <sub>n</sub>	Q <sub>0</sub> to Q <sub>7</sub>
reset (clear)	L	х	х	L
load '1'	Н	1	h	Н
load '0'	Н	1	1	L

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the

HIGH-to-LOW CP transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the HIGH-to-LOW CP transition

↑ = LOW-to-HIGH transition

X = don't care

#### DC characteristics for 74LV273

For the DC characteristics see chapter "LV family characteristics", section "Family specifications". I<sub>CC</sub> category: MSI

# AC characteristics for 74LV273

 $GND = 0 V; t_r = t_r = 6 ns; C_1 = 50 pF$ 

			T <sub>amb</sub> (°C)							1	TEST CONDITIONS
SYMBOL	PARAMETER		+25		-40 t	0 +85	-40 to	+125	UNIT	V <sub>cc</sub>	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	WAVEI ORING
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>		75 25 15	- 38 23	- - -	- 48 29	- - -	- 58 35	ns	1.2 2.0 3.0	Fig.5
t <sub>PHL</sub>	propagation delay	- - -	80 27 16	- 40 24	- - -	- 50 30	- - -	- 60 36	ns	1.2 2.0 3.0	Fig.6
t <sub>THL</sub> /t <sub>TLH</sub>	output transition time	- - -	25 8 5	- 16 10	- - -	20 13	- - -	- 24 15	ns	1.2 2.0 3.0	Fig.5
t <sub>W</sub>	clock pulse width HIGH or LOW			-		-		_	ns	2.0 3.0	Fig.5
t <sub>w</sub>	master reset pulse width LOW			-		-		_	ns	2.0 3.0	Fig.6
t <sub>rem</sub>	removal time MR to CP	-		- - -	-	- - -	_	- - -	ns	1.2 2.0 3.0	Fig.6
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	-		-	-	- - -	-	- - -	ns	1.2 2.0 3.0	Fig.7
t <sub>h</sub>	hold time D <sub>n</sub> to CP	-		- - -	-	- - -	_	- - -	ns	1.2 2.0 3.0	Fig.7
f <sub>max</sub>	maximum clock pulse frequency			-					ns	2.0 3.0	Fig. 5

74LV273

#### **AC WAVEFORMS**




Fig.5 Waveforms showing the clock (CP) to output  $(\mathbf{Q_n})$  propagation delays, the clock pulse width, the output transition times and the maximum clock pulse frequency.




Fig.7 Waveforms showing the data set-up and hold times for the data input  $(D_n)$ .




Fig.6 Waveforms showing master reset  $(\overline{MR})$  pulse width, the master reset to output  $(Q_n)$  propagation delays and the master reset to clock (CP) removal time.

# Note to Fig.7:

The shaded areas indicate when the input is permitted to change for predictable output performance.

# Note to the AC waveforms

# Octal D-type transparent latch; 3-state

#### **FEATURES**

**Optimized for Low Voltage** applications: 1.2 to 3.6 V

3-state non-inverting outputs for bus oriented applications

Common 3-state output enable input

Functionally identical to the '573'

Output capability: bus driver

I<sub>cc</sub> category: MSI

#### DESCRIPTION

The 74LV373 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT373.

The 74LV373 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all internal latches.

The '373' consists of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the D<sub>n</sub> inputs enters the latches. In this condition the latches are transparent, i.e. a latch output will change each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents of the eight latches are available at the outputs. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latches.

The '373' is functionally identical to the '573', but the '573' has a different pin arrangement.

#### QUICK REFERENCE DATA

 $GND = 0 \text{ V; } T_{amb} = 25 \text{ °C; } t_r = t_f = 6 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay D <sub>n</sub> to Q <sub>n</sub> ; LE to Q <sub>n</sub>	C <sub>L</sub> = 50 pF V <sub>CC</sub> = 3.3 V	12 15	ns
Cı	input capacitance		3.0	pF
C <sub>PD</sub>	power dissipation capacitance per latch	notes 1 and 2	45	pF


#### Notes to the quick reference data


1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i = input frequency in MHz; C_L = output load capacity in pF;$  $f_0$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $\Sigma$  ( $C_L \times V_{CC}^2 \times f_0$ ) = sum of outputs. 2. The condition is  $V_I$  = GND to  $V_{CC}$ .


#### ORDERING INFORMATION


TYPE NUMBER	PACKAGES					
I TPE NUMBER	PINS	PACKAGE	MATERIAL	CODE		
74LV373N	20	DIL	plastic	DIL20/SOT146		
74LV373D	20	SO	plastic	SO20/SOT163A		


PIN	SYMBOL	NAME AND FUNCTION
1	ŌĒ	output enable input (active LOW)
2, 5, 6, 9, 12, 15, 16, 19	Q <sub>0</sub> to Q <sub>7</sub>	3-state latch outputs
3, 4, 7, 8, 13, 14, 17, 18	D <sub>0</sub> to D <sub>7</sub>	data inputs
10	GND	ground (0 V)
11	LE	latch enable input (active HIGH)
20	V <sub>cc</sub>	positive supply voltage











#### **FUNCTION TABLE**

		INPUTS	INTERNAL	OUTPUTS	
OPERATING MODES	OE LE D <sub>n</sub>		D <sub>n</sub>	LATCHES	Q <sub>0</sub> to Q <sub>7</sub>
enable and read register (transparent mode)	L	H H	L H	L H	LH
latch and read register	L L	L L	l h	L H	L H
latch register and disable outputs	H H	L L	l h	L	Z Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition

X = don't care

Z = high impedance OFF-state

## DC characteristics for 74LV373

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".  $\rm I_{\rm CC}$  category: MSI

## AC characteristics for 74LV373

 $GND = 0 V; t_r = t_r = 6 ns; C_1 = 50 pF$ 

		T <sub>amb</sub> (°C)					TEST CONDITIONS					
SYMBOL	PARAMETER	+25		-40 to +85  -40		-40 to	o +125	UNIT	V <sub>cc</sub>	WAVEFORMS		
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	WAVEFORMS	
	propagation delay	_	75	-	_	-	-	-		1.2		
t <sub>PHL</sub> /t <sub>PLH</sub>	D <sub>n</sub> to Q <sub>n</sub>	-	25	38	-	48	-	58	ns		Fig.6	
	D <sub>n</sub> to Q <sub>n</sub>	-	15	23	-	29	-	35		3.0		
	propagation delay	-	90	-	_	-	-	-		1.2		
t <sub>PHL</sub> /t <sub>PLH</sub>	LE to Q <sub>n</sub>	-	30	45	-	56	-	68	ns		Fig.7	
	LL to do	-	18	27	-	34	-	41		3.0		
	3-state output	-	80	-	-	-	-	_		1.2		
$t_{PZH}/t_{PZL}$	enable time	_	27	40	_	50	-	60	ns		Fig.9	
	OE to Q <sub>n</sub>	-	16	24	-	30	-	36		3.0		
	3-state output	-	65	-	-	-	-			1.2		
$t_{PHZ}/t_{PLZ}$	disable time	-	25	35	-	43	-	45	ns		Fig.9	
	OE to Q <sub>n</sub>	-	17	23	-	28	-	32		3.0		
	output transition time	_	25	-	-	-	_	_		1.2		
t <sub>THL</sub> /t <sub>TLH</sub>		-	8	16	_	20	-	24	ns		Fig. 6	
		-	5	10	-	13	-	15		3.0		
	LE pulse width			_		-		-"	ns	2.0	Fig.7	
t <sub>w</sub>	HIGH			-		-		-	115	3.0	' 'g.'	
	set-up time	_		_	_	-	_	-		1.2		
	D <sub>n</sub> to LE			-		-		_	ns		Fig.9	
	on W LL			-		-		-		3.0		
	hold time	-		_	_	-	-	-		1.2		
t <sub>h</sub>	D <sub>n</sub> to LE			-		-			ns		Fig.9	
	D <sub>n</sub> to LL		l	- 1		-		-		3.0		




Fig.6 Waveforms showing the input  $(D_n)$  to output  $(Q_n)$  propagation delays and the output transition times.




Fig.7 Waveforms showing the latch enable input (LE) pulse width, the latch enable input to output  $(Q_n)$  propagation delays and the output transition times.




Fig.8 Waveforms showing the 3-state enable and disable times




Fig.9 Waveforms showing the data set-up and hold times for the D<sub>n</sub> input to the LE input.

#### Note to Fig.9:

The shaded areas indicate when the input is permitted to change for predictable output performance.

# Note to the AC waveforms

# Octal D-type flip-flop; positive edge-trigger; 3-state

74LV374

#### **FEATURES**

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- 3-state non-inverting outputs for bus oriented applications
- 8-bit positive edge-triggered register
- Common 3-state output enable input
- Independent register and 3-state buffer operation
- Output capability: bus driver
- I<sub>cc</sub> category: MSI

## **DESCRIPTION**

The 74LV374 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT374.

The 74LV374 is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A clock (CP) and an output enable  $(\overline{OE})$  input are common to all flip-flops.

The eight flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition.

When  $\overline{OE}$  is LOW, the contents of the eight flip-flops is available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

#### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}\text{C}$ ;  $t_r = t_f = 6 \, \text{ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>	$C_L = 50 \text{ pF}$ $V_{CC} = 3.3 \text{ V}$	15	ns
f <sub>max</sub>	maximum clock frequency		77	MHz
Cı	input capacitance		3.5	pF
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	17	pF

#### Notes to the quick reference data

- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W):  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $V_{CC} \times V_{CC}^2 \times f_o$  = sum of outputs.
- 2. The condition is  $V_1 = GND$  to  $V_{CC}$


#### **ORDERING INFORMATION**


TYPE NUMBER		PACKAGES					
I THE NUMBER	PINS	PACKAGE	MATERIAL	CODE			
74LV374N	20	DIL	plastic	DIL20/SOT146			
74LV374D	20	so	plastic	SO20/SOT163A			
74LV374DB	20	SSOP	plastic	SSOP20/SOT339			


PIN	SYMBOL	NAME AND FUNCTION
1	ŌĒ	output enable input (active LOW)
2, 5, 6, 9, 12, 15, 16, 19	Q <sub>0</sub> to Q <sub>7</sub>	3-state flip-flop outputs
3, 4, 7, 8, 13, 14, 17, 18	D <sub>0</sub> to D <sub>7</sub>	data inputs
10	GND	ground (0 V)
11	СР	clock input (LOW-to-HIGH, edge-triggered)
20	V <sub>cc</sub>	positive supply voltage


# Octal D-type flip-flop; positive edge-trigger; 3-state


74LV374











# Octal D-type flip-flop; positive edge-trigger; 3-state

74LV374

#### **FUNCTION TABLE**

0000450040000		INPUTS		INTERNAL	OUTPUTS
OPERATING MODES	ŌĒ	СР	D <sub>n</sub>	FLIP-FLOPS	Q <sub>0</sub> to Q <sub>7</sub>
load and read register	L	<b>↑</b>	l h	L H	L H
load register and disable outputs	H	<b>†</b>	l h	L	Z Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW CP transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the HIGH-to-LOW CP transition

Z = high impedance OFF-state

#### DC characteristics for 74LV374

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".  $I_{\rm CC}$  category: MSI

#### AC characteristics for 74LV374

 $GND = 0 V; t_r = t_f = 6 ns; C_1 = 50 pF$ 

			T <sub>amb</sub> (°C)						-		TEST CONDITIONS
SYMBOL	PARAMETER		+25		-40 t	o +85	-40 to	+125	UNIT	V <sub>cc</sub>	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	WAVEI ORING
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>	- - -	90 30 18	- 45 27	- - -	- 56 34	-	- 68 41	ns	1.2 2.0 3.0	Fig.6
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time OE to Q <sub>n</sub>		75 25 15	- 38 23	- - -	- 48 29		- 58 35	ns	1.2 2.0 3.0	Fig.7
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time OE to Q <sub>n</sub>	- - -	70 27 18	- 38 25	- - -	- 57 36	-	- 68 43	ns	1.2 2.0 3.0	Fig.7
t <sub>THL</sub> /t <sub>TLH</sub>	output transition time	- - -	25 8 5	- 16 10	- - -	- 20 13	- - -	- 24 15	ns	1.2 2.0 3.0	Fig. 6
t <sub>w</sub>	clock pulse width HIGH or LOW	18 11	12 7	-	23 14	-	28 17	-	ns	2.0 3.0	Fig.6
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	- 13 8	25 8 5		- 17 10	- - -	- 20 12	- - -	ns	1.2 2.0 3.0	Fig.8
t <sub>h</sub>	hold time D <sub>n</sub> to CP	- -2 -2	-2 -2 -2	1 1	- -2 -2	- - -	- -2 -2	- - -	ns	1.2 2.0 3.0	Fig.8
f <sub>max</sub>	maximum clock pulse frequency	27 46	42 70	-	22 37	_	18 31	-	MHz	2.0 3.0	Fig.6

#### **AC WAVEFORMS**




Fig.6 Waveforms showing the clock (CP) to output  $(\mathbf{Q_n})$  propagation delays, the clock pulse width, output transition times and the maximum clock pulse frequency.




Fig.8 Waveforms showing the data set-up and hold times for the  $D_n$  input to the CP input.

#### Note to Fig.8:

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig.7 Waveforms showing the 3-state enable and disable times

#### Note to the AC waveforms

(1) 
$$V_M = 50\%$$
;  $V_I = GND$  to  $V_{CC}$ .

### Octal D-type transparent latch: 3-state

74LV573

#### **FEATURES**

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors/microcomputer
- 3-state non-inverting outputs for bus oriented applications
- Common 3-state output enable input
- Functionally identical to the "563" and "373"
- Output capability: bus driver
- I<sub>cc</sub> category: MSI

#### **DESCRIPTION**

The 74LV573 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable (OE) are common to all internal latches.

The "573" consists of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the D<sub>n</sub> inputs enter the latches. In this condition the latches are transparent. i.e. a latch output will change state each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents of the eight latches are available at the outputs. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latches.

The "573" is functionally identical to the "563" and the "373", but the "563" has inverted outputs and the "373" has a different pin arrangement.

#### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r = t_f$  = 6.0 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay D <sub>n</sub> to Q <sub>n</sub> ; LE to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 3.3 V	14 15	ns
Cı	input capacitance		3.5	pF
C <sub>PD</sub>	power dissipation capacitance per latch	notes 1 and 2	26	pF

#### Notes to the quick reference data


- 1. Cpp is used to determine the dynamic power dissipation (Pp in
  - $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i = \text{input frequency in MHz; } C_L = \text{output load capacity in pF;}$   $f_o = \text{output frequency in MHz; } V_{CC} = \text{supply voltage in V;}$
  - $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>o</sub>) = sum of outputs.
- 2. The condition is  $V_1 = GND$  to  $V_{CC}$ .


#### ORDERING INFORMATION


TYPE NUMBER	PACKAGES						
THE NUMBER	PINS	PACKAGE	MATERIAL	CODE			
74LV573N	20	DIL	plastic	DIL20/SOT146			
74LV573D	20	so	plastic	SO20/SOT163A			
74LV573DB	20	SSOP	plastic	SSOP20/SOT339			


#### **PINNING**


PIN	SYMBOL	NAME AND FUNCTION
1	ŌĒ	output enable input (active LOW)
2, 3, 4, 5, 6, 7, 8, 9	D <sub>0</sub> to D <sub>7</sub>	data inputs
10	GND	ground (0 V)
11	LE	latch enable input (active HIGH)
19, 18, 17, 16, 15, 14, 13, 12	Q <sub>0</sub> to Q <sub>7</sub>	data outputs
20	V <sub>cc</sub>	positive supply voltage











#### **FUNCTION TABLE**

		INPUTS		INTERNAL	OUTPUTS
OPERATING MODES	ŌĒ	LE	D <sub>n</sub>	LATCHES	Q <sub>0</sub> to Q <sub>7</sub>
enable and read register (transparent mode)	L L	H	L H	L H	L . H
latch and read register	L	L L	l h	L H	L H
latch register and disable outputs	H	L L	l h	L H	Z Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition

Z = high impedance OFF-state

#### DC characteristics for 74LV573

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".  $I_{\rm CC}$  category: MSI

### AC characteristics for 74LV573

 $GND = 0 V; t_r = t_f = 2.0 ns; C_L = 50 pF$ 

	<u> </u>	T <sub>amb</sub> (°C)					TE	ST CONDITIONS			
SYMBOL	PARAMETER		+25		-40	to +85	-40 to	+125	UNIT	$v_{cc}$	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	WAVEFORMS
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay D <sub>n</sub> to Q <sub>n</sub>	- - -	85 28 17	- 42 26	-	- 52 33	- - -	- 63 39	ns	1.2 2.0 3.0	Fig.6
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay LE to Q <sub>n</sub>	- - -	90 29 18	- 44 27	- - -	- 54 34	- - -	- 65 41	ns	1.2 2.0 3.0	Fig.7
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time OE to Q <sub>n</sub>	- - -	80 26 16	- 39 24	- - -	- 48 30	- - -	- 58 36	ns	1.2 2.0 3.0	Fig.8
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time OE to Q <sub>n</sub>	- - -	80 30 20	- 42 28	- - -	- 51 34	- - -	- 60 40	ns	1.2 2.0 3.0	Fig.8
t <sub>THL</sub> /t <sub>TLH</sub>	output transition time	- - -	35 10 7	20 15	- - -	- 25 19	_ _ _	30 23	ns	1.2 2.0 3.0	Fig.6
t <sub>w</sub>	LE pulse width HIGH	- 25 16	25 8 5	- -	- 32 20	- - -	- 38 24	- - -	ns	1.2 2.0 3.0	Fig.7
t <sub>su</sub>	set-up time D <sub>n</sub> to LE	16 10	20 7 4	=	- 20 13	- -	- 24 15	- -	ns	1.2 2.0 3.0	Fig.9
t <sub>h</sub>	hold time D <sub>n</sub> to LE	- 5 5	5 2 1	-	- 5 5	-	- 5 5	- - -	ns	1.2 2.0 3.0	Fig.9

#### **AC WAVEFORMS**




Fig.6 Waveforms showing the data input  $(D_n)$  to output  $(Q_n)$  propagation delays and the output transition times.




Fig.7 Waveforms showing the latch enable input (LE) pulse width, the latch enable input to output  $(\mathbf{Q_n})$  propagation delays and the output transition times.




Fig.8 Waveforms showing the 3-state enable and disable times




Fig.9 Waveforms showing the data set-up and hold times for the  $D_n$  input to the LE input.

#### Note to Fig.9:

The shaded areas indicate when the input is permitted to change for predictable output performance.

Note: (1) 
$$V_M = 0.6 \text{ V at } V_{CC} = 1.2 \text{ V.}$$
  
 $V_M = 1.0 \text{ V at } V_{CC} = 2.0 \text{ V.}$   
 $V_M = 1.5 \text{ V at } V_{CC} = 3.0 \text{ V.}$ 

### Quad bilateral switches

#### **FEATURES**

- Optimized for Low Voltage applications: 1.2 to 6 V
- Very low "ON resistance:  $25~\Omega$  (typ.) at  $V_{CC}=4.5~V$   $35~\Omega$  (typ.) at  $V_{CC}=3.0~V$   $65~\Omega$  (typ.) at  $V_{CC}=2.0~V$
- Output capability: standard
- I<sub>CC</sub> category: SSI

#### DESCRIPTION

The 74LV4066 is a low-voltage Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL).

The 74LV4066 has four independent analog switches. Each switch has two input/output terminals (nY, nZ) and an active HIGH enable input (nE). When nE is LOW the corresponding analog switch is turned off.

The 74LV4066 has an on resistance which is dramatically reduced in comparison with HC/HCT 4066.

#### **FUNCTION TABLE**

INPUTS	OWITOU		
nE	SWITCH		
L	off		
Н	on		

H = HIGH voltage levelL = LOW voltage level

#### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f = 6 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PZH</sub> /t <sub>PZL</sub>	turn-on time nE to V <sub>os</sub>	C <sub>L</sub> = 15 pF	11	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	turn-on time nE to V <sub>os</sub>	$C_L = 15 \text{ pF}$ $R_L = 1 \text{ k}\Omega$ $V_{CC} = 3 \text{ V}$	13	ns
Cı	input capacitance		3.5	pF
C <sub>PD</sub>	power dissipation capacitance per switch	notes 1 and 2	11	pF
Cs	maximum switch capacitances		8	pF

#### Notes to the quick reference data


- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W)  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $\Sigma (C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.
- 2. The condition is  $V_I = GND$  to  $V_{CC}$


#### ORDERING AND PACKAGE INFORMATION


TYPE NUMBER				
I TPE NUMBER	PINS	PACKAGE	MATERIAL	CODE
74LV4066N	14	DIL	plastic	DIL14/SOT27
74LV4066D	14	so	plastic	SO14/SOT108A


#### **PINNING**

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 8, 11	1Y to 4Y	independent inputs/outputs
2, 3, 9, 10	1Z to 4Z	independent inputs/outputs
13, 5, 6, 12	1E to 4E	enable input (active HIGH)
7	GND	ground (0 V)
14	V <sub>cc</sub>	positive supply voltage









### Quad bilateral switches

74LV4066

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134) Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
V <sub>cc</sub>	DC supply voltage	-0.5	+7.0	٧	
±I <sub>IK</sub>	DC digital input diode current	_	20		for $V_1 < -0.5 \text{ V or } V_1 > V_{CC} + 0.5 \text{ V}$
±I <sub>SK</sub>	DC switch diode current	_	20	mA	for $V_S < -0.5 \text{ V}$ or $V_S > V_{CC} + 0.5 \text{ V}$
±I <sub>S</sub>	DC switch current	-	25	mA	for -0.5 V < V <sub>S</sub> < V <sub>CC</sub> + 0.5 V
±l <sub>cc</sub> ;	DC V <sub>CC</sub> or GND current	_	50	mA	
±I <sub>GND</sub>					
T <sub>stg</sub>	storage temperature range	-65	+150	°C	
P <sub>tot</sub>	power dissipation per package				for temperature range: -40 to +125 °C
	plastic DIL	-	750	mW	above +70 °C: derate linearly with 12 mW/K
	plastic mini-pack (SO)	-	500	mW	above +70 °C: derate linearly with 8 mW/K
Ps	power dissipation per switch	-	100	mW	

#### Note to the Ratings

To avoid drawing  $V_{CC}$  current out of terminal nZ, when switch current flows in terminal nY, the voltage drop accross the bidirectional

switch must not exceed 0.4 V. If the switch current flows into terminal nZ, no  $V_{CC}$  current will flow out of terminal nY. In this case

there is no limit for the voltage drop accross the switch, but the voltages at nY and nZ may not exceed  $\rm V_{CC}$  or GND

#### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
V <sub>cc</sub>	DC supply voltage	1.2	3.3	6.0	٧	·
V <sub>I</sub>	DC input voltage range	GND	_	V <sub>cc</sub>	٧	
V <sub>s</sub>	DC switch voltage range	GND	_	V <sub>cc</sub>	V	
T <sub>amb</sub>	operating ambient temperature range	-40	-	+85	°C	see DC and AC characteristics
T <sub>amb</sub>	operating ambient temperature range	-40	-	+125	°C	see DC and AC characteristics
t, t	input rise and fall times	_	_	1000	ns	V <sub>CC</sub> = 1.2 V
		-	-	700		$V_{CC} = 2.0 \text{ V}$
		-	-	500		V <sub>CC</sub> = 3.0 V
				250		$V_{CC} = 4.5 \text{ V}$

Quad bilateral switches

74LV4066

Intentionally blank

#### **FEATURES**

 Optimized for Low Voltage applications: 1.2 to 3.6 V

· Output capability: standard

I<sub>CC</sub> category: MSI

#### **APPLICATIONS**

 Serial-to-parallel data conversion

Remote control holding register

#### DESCRIPTION

The 74LV4094 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT4094.

The 74LV4094 is an 8-stage serial shift registers having a storage latch associated with each stage for strobing data from the serial input (D) to the parallel buffered 3-state outputs (QPo to QP7). The parallel outputs may be connected to the common bus lines. Data is shifted on the positive-going clock (CP) transitions. The data in each shift register is transferred to the storage register when the strobe input (STR) is HIGH. Data in the storage register appears at the outputs whenever the output enable input (OE) signal is HIGH.

Two serial outputs (QS<sub>1</sub> and QS<sub>2</sub>) are available for cascading a number of '4094' devices. Data is available at QS<sub>1</sub> on the positive-going clock edges to allow high-speed operation in cascaded systems in which the clock rise time is fast. The same serial information in available at QS<sub>2</sub> on the next negative going clock edge and is for cascading '4094' devices when the clock rise time is slow.

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f = 6 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
	propagation delay CP to QS <sub>1</sub> CP to QS <sub>1</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 3.3 V	15 13	
t <sub>PHL</sub> /t <sub>PLH</sub>	CP to QPn STR to QPn		20 18	ns
f <sub>MAX</sub>	maximum clock frequency		95	MHz
Cı	input capacitance		3.5	pF
C <sub>PD</sub>	power dissipation capacitance per gate	V <sub>CC</sub> = 3.3 V notes 1 and 2	83	pF

#### Notes to the quick reference data

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W)  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $\Sigma (C_1 \times V_{CC}^2 \times f_o)$  = sum of the outputs.


2. The condition is  $V_I = GND$  to  $V_{CC}$ 


#### ORDERING AND PACKAGE INFORMATION


TYPE NUMBER			PACKAGES	
I TPE NUMBER	PINS	PACKAGE	MATERIAL	CODE
74LV4094N	16	DIL	plastic	DIL16/SOT38Z
74LV4094D	16	SO	plastic	SO16/SOT109A


#### **PINNING**

PIN NO.	SYMBOL	NAME AND FUNCTION
1	STR	strobe input
2	D	serial input
3	СР	clock input
4, 5, 6, 7, 14, 13, 12, 11	QP <sub>0</sub> to QP <sub>7</sub>	parallel outputs
8	GND	ground (0 V)
9,10	QS <sub>1</sub> , QS <sub>2</sub>	serial outputs
15	OE	output enable input
16	V <sub>cc</sub>	positive supply voltage










# 8-stage shift-and-store bus register



### **FUNCTION TABLE**

	INP	UTS		PARALLE	L OUTPUT	SERIAL OUTPUTS		
СР	OE	STR	D	QP <sub>0</sub>	QP <sub>n</sub>	QS <sub>1</sub>	QS <sub>2</sub>	
1	L	Х	х	z	Z	Q' <sub>6</sub>	NC	
$\downarrow$	L	X	x	Z	Z	NČ	QP <sub>7</sub>	
1	Н	L	X	NC	NC	Q' <sub>6</sub>	NC	
1	н	Н	L	L	QP <sub>n-1</sub>	Q' <sub>6</sub>	NC	
<b>↑</b>	н	Н	Н	Н	QP <sub>n-1</sub>	Q' <sub>6</sub>	NC	
$\downarrow$	Н	н	Н	NC	NÖ	NČ	QP <sub>7</sub>	

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state


NC = no change

↑ = LOW-to-HIGH CP transition

↓ = HIGH-to-LOW CP transition

Q'<sub>6</sub> = the information in the seventh register stage is transferred to the 8<sup>th</sup> register stage and QS<sub>n</sub> output at the positive clock edge.

74LV4094



74LV4094

#### DC characteristics for 74LV4094

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

# AC characteristics for 74LV4094

- U V	/; t <sub>r</sub> = t <sub>f</sub> = 6 ns; C <sub>L</sub> =	- 30 pi		т	amb (°C	31				TEST CONDITIONS		
CVMPOL	PARAMETER		+25			o +85	40 t	+125	UNIT			
STWIDUL	PARAMETER	MIN.	TYP.	MAX.	MIN.		MIN.	MAX.	CIVIT	V <sub>cc</sub> (V)	WAVEFORMS	
			90	WAA.	101114.	WAX.	101114.	max.		1.2		
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay	_	30	45	_	57	_	68	ns		Fig.7	
'PHL' 'PLH	CP to QS <sub>1</sub>	_	18	27	_	34		41		3.0	· ·g··	
			80	_		_	_			1.2		
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay	_	27	40	_	50	_	60	ns		Fig.7	
<sup>l</sup> PHL <sup>/l</sup> PLH	CP to QS <sub>2</sub>	-	16	24	-	30	-	36	3.0	3.0		
		_	115	-	-	-	_	_		1.2		
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay CP to QP <sub>n</sub>	_	38	58	-	73		88	ns	2.0	Fig.7	
	CF to QF <sub>n</sub>	_	23	35	-	44	-	53		3.0		
	propagation delay	_	105	-	-	-	-	_		1.2		
t <sub>PHL</sub> /t <sub>PLH</sub>	STR to QP <sub>n</sub>	-	35	53	-	67	-	80	ns		Fig.8	
	"	ı	21	32	_	40	_	48		3.0		
	3-state output	-	100	-	-	-	-	-		1.2		
t <sub>PZH</sub> /t <sub>PZL</sub>	enable time	-	33	50	-	63	-	75	ns	i	Fig.7	
	OE to QP <sub>n</sub>	_	20	30		38	-	45		3.0		
	3-state output	-	55	-	-		-	-		1.2		
$t_{PHZ}/t_{PLZ}$	disable time	-	21	30	-	37	-	43	ns		Fig.8	
	OE to QP <sub>n</sub>		15	20		24		28		3.0		
	output transition time	-	25	-	-	20	-	- 24	ns 2.0	1.2	Fig. 5	
t <sub>THL</sub> /t <sub>TLH</sub>		_	8	16 10	-	13	_	15				
	alaak mulaa width	13	8	<b></b>	17	-	20			2.0		
t <sub>w</sub>	clock pulse width HIGH or LOW	8	5	_	10	-	12	_	ns	3.0	Fig.5	
	strobe pulse	13	8		17	-	20			2.0		
$t_W$	width; HIGH	8	5	_	10	_	12	_	ns	3.0	Fig.6	
	Width, Filari	_	25			<del> </del>			ļ	1.2		
ŧ	set-up time	13	8	_	17	_	20	_	ns		Fig.10	
$t_{su}$	D to CP	8	5	_	10	_	12	-	'''	3.0	1 19.10	
			50	-	_		_			1.2		
t <sub>su</sub>	set-up time	25	17	_	32	_	38	_	ns		Fig.8	
Su	CP to STR	15	10	-	19	-	23	-		3.0		
	is a lad Ation o	3	-10	-	3	-	3	-		1.2		
t <sub>h</sub>	hold time D to CP	3	-3	-	3	-	3	l –	ns	2.0	Fig.10	
••	D to CP	3	-2	-	3	-	3	-		3.0		
	hold time	0	-25	-	0	-	0	-		1.2		
t <sub>h</sub>	CP to STR	0	-8	-	0	-	0	-	ns		Fig.8	
		0	-5		0	_	0			3.0		
f <sub>max</sub>	maximum clock	35	52	-	28	-	23	-	MHz	2.0	Fig.8	
'max	pulse frequency	58	87	-	46	-	39	-		3.0		

August 1992 194

#### **AC WAVEFORMS**





Fig.7 Waveforms showing the clock (CP) to output (QP<sub>n</sub>, QS<sub>1</sub>, QS<sub>2</sub>) propagation delays, the clock pulse width and the maximum clock frequency.



(1)  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ .

and disable times for input OE.




Fig.8 Waveforms showing the strobe (STR) to output  $(\mathrm{QP_n})$  propagation delays and the strobe pulse width and the clock set-up and hold times for the strobe input.





Fig.10 Waveforms showing the data set-up and hold times for the data input (D).


#### Note to Fig.10

The shaded areas indicate when the input is permitted to change for predictable output performance.


14-Lead dual in-line; plastic; SOT27




### 14-Lead mini-pack; plastic; SOT108A



16-Lead dual in-line; plastic; SOT38Z




### 16-Lead mini-pack; plastic; SOT109A




# **Package information**


20-Lead dual in-line; plastic; SOT146




### 20-Lead mini-pack; plastic; SOT163A



24-Lead mini-pack; plastic; SOT137A



#### 28-Lead mini-pack; plastic; SOT136A



#### SOLDERING

#### Plastic dual in-line

BY DIP OR WAVE

The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 s. The total contact time of successive solder waves must not exceed 5 s.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 °C, it must not be in contact for more than 10 s; if between 300 and 400 °C, for not more than 5 s.

#### Plastic mini-packs

BY WAVE

During placement and before soldering, the component must be fixed with a droplet of adhesive. After curing the adhesive, the component can be soldered. The adhesive can be applied by screen printing, pin transfer or syringe dispensing.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder bath is 10 s, if allowed to cool to less than 150 °C within 6 s. Typical dwell time is 4 s at 250 °C.

A modified wave soldering technique is recommended using two solder waves (dual-wave), in which a turbulent wave with high upward pressure is followed by a smooth laminar wave. Using a mildly-activated flux eliminates the need for removal of corrosive residues in most applications.

BY SOLDER PASTE REFLOW

Reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. Dwell times vary between 50 and 300 s according to method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 min at 45 °C.

REPAIRING SOLDERED JOINTS (BY HAND-HELD SOLDERING OR PULSE-HEATED SOLDER TOOL)

Fix the component by first soldering two diagonally opposite, end pins. Apply the heating tool to the flat part of the pin only. Contact time must be limited to 10 s at up to 300 °C. When using proper tools, all other pins can be soldered in one operation within 2 to 5 s between 270 and 320 °C. (Pulse-heated soldering is not recommended for SO packages.

For pulse-heated solder tool (resistance) soldering of VSO packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement.

### **DATA HANDBOOK SYSTEM**

## **Data handbook system**

#### INTRODUCTION

Our data handbook system comprises more than 65 books with subjects including electronic components, subassemblies and magnetic products. The handbooks are classified into seven series:

INTEGRATED CIRCUITS;
DISCRETE SEMICONDUCTORS;
DISPLAY COMPONENTS;
PASSIVE COMPONENTS;
PROFESSIONAL COMPONENTS;
MAGNETIC PRODUCTS;
LIQUID CRYSTAL DISPLAYS.

Data handbooks contain all pertinent data available at the time of publication and each is revised and reissued regularly.

Loose data sheets are sent to subscribers to keep them up-to-date on additions or alterations made during the lifetime of a data handbook.

Catalogues are available for selected product ranges (some catalogues are also on floppy discs).

For more information about data handbooks, catalogues and subscriptions, contact one of the organizations listed on the back cover of this handbook. Product specialists are at your service and enquiries are answered promptly.

#### INTEGRATED CIRCUITS

IC01	Semiconductors for Radio and Audio Systems
IC02	Semiconductors for Television and Video Systems
IC03	Semiconductors for Telecom Systems
IC04	CMOS HE4000B Logic Family
IC05	Advanced Low-power Schottky (ALS) Logic Series
IC06	High-speed CMOS Logic Family
IC08	ECL 100K ECL Logic Family
IC10	Memories
IC11	General Purpose/Linear ICs
IC12	Display Drivers and Microcontroller Peripherals

### **INTEGRATED CIRCUITS (continued)**

IC13	Programmable Logic Devices (PLD)
IC14	8048-based 8-bit Microcontrollers
IC15	FAST TTL Logic Series
IC16	ICs for Clocks and Watches
IC18	Semiconductors for In-Car Electronics and General Industrial Applications
IC19	Semiconductors for Datacom: LANs, UARTs, Multi-Protocol Controllers and Fibre Optics
IC20	8051-based 8-bit Microcontrollers
IC21	68000-based 16-bit Microcontrollers
IC22	ICs for Multi-Media Systems
IC23	QUBIC Advanced BiCMOS Interface Logic ABT, MULTIBYTE™
IC24	Low Voltage CMOS Logic

#### **DISCRETE SEMICONDUCTORS**

Power Diodes

Thyristors and Triacs

**Small Signal Transistors** 

**Diodes** 

SC01

SC02

SC03

SC04

ii

SC05	Low-frequency Power Transistors and Hybrid IC Power Modules
SC06	High-voltage and Switching Power Transistors
SC07	Small-signal Field-effect Transistors
SC08a	RF Power Bipolar Transistors
SC08b	RF Power MOS Transistors
SC09	RF Power Modules
SC10	Surface Mounted Semiconductors
SC12	Optocouplers
SC13	PowerMOS Transistors
SC14	Wideband Transistors and Wideband Hybrid IC Modules
SC15	Microwave Transistors
SC16	Wideband Hybrid IC Modules
SC17	Semiconductor Sensors

July 1992

# Data handbook system

DISPLAY	COMPONENTS	PROFESSIONAL COMPONENTS				
DC01	Colour Display Components	PC01	High-power Klystrons and Accessories			
	Colour TV Picture Tubes and Assemblies Colour Monitor Tube Assemblies	PC02	Cathode-ray Tubes			
DC02	Monochrome Monitor Tubes and Deflection	PC03	Geiger-Müller Tubes			
2002	Units	PC04	Photo Multipliers			
DC03	Television Tuners, Coaxial Aerial Input	PC05	Plumbicon Camera Tubes and Accessories			
	Assemblies	PC06	Circulators and Isolators			
DC04	Loudspeakers	PC07	Vidicon and Newvicon Camera Tubes and			
DC05 Flyback Transformers, Mains Transformers and General-purpose FXC Assemblies			Deflection Units			
	and General-purpose FXC Assemblies	PC08	Image Intensifiers			
		PC09	Dry-reed Switches			
PASSIVE COMPONENTS		PC11	Solid-state Image Sensors and Peripheral			
PA01	Electrolytic Capacitors		Integrated Circuits			
PA02	Varistors, Thermistors and Sensors	PC12	Electron Multipliers			
PA03	Potentiometers and Switches					
PA04	Variable Capacitors	MAGNET	TIC PRODUCTS			
PA05	Film Capacitors	MA01	Soft Ferrites			
PA06	Ceramic Capacitors	MA02	Permanent Magnets			
PA07	Quartz Crystals for Special and Industrial Applications	MA03	Piezoelectric Ceramics Specialty Ferrites			
PA08	Fixed Resistors					
PA10	Quartz Crystals for Automotive and Standard	LIQUID CRYSTAL DISPLAYS				
	Applications	LCD01	Liquid Crystal Displays and Driver ICs for			
PA11	Quartz Oscillators		LCDs			

i

# Philips Semiconductors – a worldwide company

**Argentina** IEROD, Juramento 1.991 - 14<sup>th</sup>B, 1428 Buenos Aires, Tel. (541)786-76-35, Fax. (541)786-93-67

**Australia** 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466

Austria Triester Str. 64, 1101 WIEN, Tel. (0222)60 101-0, Fax. (0222)60 101-1975

Belgium 80 Rue Des Deux Gares, B-1070 BRUXELLES, Tel. (02)525 6111, Fax. (02)525 7246

**Brazil** Rua do Rocia 220, SAO PAULO-SP, CEP 04552, P.O. Box 7383-CEP 01051,

Tel. (011)829-1166, Fax. (011)829-1849

Canada DISCRETE SEMICONDUCTORS: 601 Milner Ave, SCARBOROUGH, ONTARIO, M1B 1MB, Tel. (416)292-5161 INTEGRATED CIRCUITS: 1 Eva Road, Suite 411, ETOBICOKE, Ontario, M9C 425, Tel. (416)626-6676

Chile Av. Santa Maria 0760, SANTIAGO, Tel. (02)77 38 16

Colombia Carrera 21 No. 56-17, BOGOTA, D.E., P.O. Box 77621, Tel. (01)249 7624

**Denmark** Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (32)88 3333, Fax. (32)96 0125

Finland Sinikalliontie 3, SF-02630 ESPOO, Tel. 358-0-52061, Fax. 358-0-520971

France 117 Quai du Président Roosevelt, 92134 ISSY-LES-MOULINEAUX Cedex, Tel. (01)409 38 000, Fax. (01)409 38 127

**Germany** Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040)3296-0, Fax. (040)3296 213

Greece No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01)4894 339/4894 911

Hong Kong 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, Tel. (0)42 45 121, Fax. (0)48 06 960

India PEICO ELECTRONICS & ELECTRICALS LTD., Components Dept., Shivsagar Estate, Block 'A', Dr. Annie Besant Rd., Worli, BOMBAY-400 018, Tel. (022)49 38 541, Fax. (022)49 41 595

Indonesia Philips House, Jalan H.R. Rasuna Said Kav. 3-4, JAKARTA 12950, Tel. (021)5201122, Fax. (21)5205189 P.O. Box 4252, JAKARTA 12042

Ireland Newstead, Clonskeagh, DUBLIN 14, Tel. (01)69 33 55, Fax. (01)69 78 56

Italy V. Le F. Testi, 327, 20162-MILANO, Tel. (02)6752 2642, Fax. (02)6752 2648

Japan Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKIO 108, Tel. (03)3740 5101, Fax. (03)37400 570

Korea (Republic of) Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)794-5011, Fax. (02)798-8022

**Malaysia** No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03)7755 1088, Fax. (03)757 4880

**Mexico** Paseo Triunfo de la Republica, No. 215 Local 5, Cd Juarez CHI HUA HUA 32340, Tel. (16) 18-67-01/18-67-02

Netherlands Postbus 90050, 5600 PB EINDHOVEN, Tel. (040) 78 37 49, Fax. (040) 78 83 99

New Zealand 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09)894-160, Fax. (09)897-811

Norway Box 1, Manglerud 0612, OSLO, Tel. (02)74 8000, Fax. (02)74 8341

Pakistan Philips Markaz, M.A. Jinnah Rd., KARACHI-3, Tel. (021)725 772 Peru Carretera Central 6.500, LIMA 3, Apartado 5612, Tel. (14)35 00 59

Philippines PHILIPS SEMICONDUCTORS PHILIPPINES Inc, 106 Valero St. Salcedo Village, P.O. Box 911, MAKATI, Metro MANILA, Tel. (2)810-0161, Fax. (2)817-3474

Portugal Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex, Tel. (019) 68 31 21, Fax. (019) 65 80 13

**Singapore** Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. 3502 000, Fax. 25 16 500

South Africa 195-215 Main Road, JOHANNESBURG 2000, P.O. Box 7430, Tel. (011)8893 911, Fax. (011)8893 191

**Spain** Balmes 22, 08007 BARCELONA, Tel. (03)301 63 12, Fax. (03)301 42 43

Sweden Tegeluddsvägen 1, S-11584 STOCKHOLM, Tel. (0)8-7821 000, Fax. (0)8-782 9002

Switzerland Allmendstrasse 140-142, CH-8027 ZÜRICH, Tel. (01)488 22 11, Fax. (01)482 85 95

**Taiwan** 581 Min Sheng East Road, P.O. Box 22978, TAIPEI 10446, Tel. (2)509 7666, Fax. (2)500 5899

Thailand PHILIPS ELECTRICAL Co. of THAILAND Ltd., 60/14 MOO 11, Bangna - Trad Road Km. 3 Prakanong, BANGKOK 10260,

Tel. (2)399-3280 to 9, (2)398-2083, Fax. (2)398-2080 Turkey Talatpasa Cad. No. 5, 80640 LEVENT/ISTANBUL,

Tel. (01)179 2770, Fax. (01)169 3094

United Kingdom Philips Semiconductors Limited, P.O. Box 65,

United Kingdom Philips Semiconductors Limited, P.O. Box 65 Philips House, Torrington Place, LONDON, WC1E 7HD, Tel. (071)436 41 44, Fax. (071)323 03 42

United States INTEGRATED CIRCUITS:
811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. (800)227-1817, Ext. 900, Fax. (408)991-3581
DISCRETE SEMICONDUCTORS: 2001 West Blue Heron Blvd.,
P.O. Box 10330, RIVIERA BEACH, FLORIDA 33404,
Tel. (407)881-3200, Fax. (407)881-3300

Uruguay Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044

Venezuela Calle 6, Ed. Las Tres Jotas, CARACAS, 1074A, App. Post. 78117, Tel. (02)241 75 09

Zimbabwe 62 Mutare Road, HARARE, P.O. Box 994, Tel 47 211

For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BAF-1, P.O. Box 218, 5600 MD, EINDHOVEN, The Netherlands, Telex 35000 phtcnl, Fax. +31-40-724825

SCD10 © Philips Export B.V. 1992

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

Date of release: 9-'92

9398 652 26011

# **Philips Semiconductors**



**PHILIPS**