

Low Voltage CMOS logic

DATA HANDBOOK

B O O K | I C 2 4 | 1 9 9 3

Philips Semiconductors



PHILIPS

Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustration purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors' products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors product can reasonably be expected to result in a personal injury. Philips Semiconductors customers using or selling Philips Semiconductors Products for use in such applications do at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such improper use or sale.

LOW VOLTAGE CMOS LOGIC FAMILIES; HLL AND LV-HCMOS

Preface	2
Introduction	3
Numerical index	8
Ordering information	9
Family Specifications	
HLL family characteristics	10
LV-HCMOS family characteristics	12
Definition of symbols	14
Quality	
Quality at Philips Semiconductors	17
Rating systems	17
Handling MOS devices	18
Definition of Data Sheet Status	20
Survey of pinouts	
HLL family	21
LV-HCMOS family	25
Device data	31
HLL family	31
LV-HCMOS family	107
Package information	196
Outlines	196
Soldering	200

Preface

Philips Semiconductors would like to thank you for your interest in our new low voltage CMOS logic families. The families HLL (High speed Low power Low voltage) and LV-HCMOS (Low Voltage High Speed CMOS) are optimized for applications working at 3.3 V, the standard supply voltage for many new digital systems. In addition they are guaranteed for operation at voltages as low as 1.2 V making them an ideal choice for many portable applications.

A detailed introduction to both new families can be found on page 3.

In addition to HLL and LV-HCMOS Philips Semiconductors offers the industry's most advanced line of logic products which, apart from a number of well established ranges of bipolar and CMOS families, include ABT (Advanced BiCMOS), MULTIBYTE™ and Futurebus+.

Philips Semiconductors shows a continuous innovation, bringing new product lines which are needed for novel designs. Information regarding these and other families can be obtained from your nearest Philips Semiconductors' representative or authorized distributor.

Philips Semiconductors Logic ICs

Fast, low-power HLL & LV-HCMOS logic families

The heavy load imposed on electronic data processing (EDP) equipment by the ever-increasing complexity of modern software has led to the recent entry into the market of desktop computers and other EDP equipment using fast '386, '486, '586, 680x0 and RISC processors. This, in turn, has caused a demand for very fast low-power portable EDP equipment such as laptop computers, mobile radios, hand-held video games, telecom equipment and instrumentation.

To satisfy equipment manufacturers' component needs for this faster and/or lower power type of equipment, many new 3.3 V ICs such as the microprocessors mentioned above, static and dynamic memory, ASICs, disk controllers and flat-panel LCD controllers are now appearing on the market. This has added considerable momentum to the demand for fast, low-voltage 'glue logic' ICs to complete the chip-sets for fast, low-voltage EDP applications.

Philips has responded to this demand by developing the two

new low-voltage CMOS logic families which are specified in this data handbook, to complement our existing range of logic ICs.

The new families are:

- HLL (High speed Low-power Low-voltage) logic and
- LV-HCMOS (Low-Voltage High-speed CMOS) logic.

Both families have the wide supply voltage range (1.2 V to 3.6 V) and very low power consumption to make them an ideal choice for battery or mains-powered EDP applications where high speed and low power consumption are prime considerations.

REDUCING THE SUPPLY VOLTAGE FOR CMOS LOGIC WITHOUT LOSING SPEED

As shown in Fig.1, the power consumption of CMOS logic ICs diminishes approximately with the square of the supply voltage reduction. An obvious method of minimizing the power consumption of these circuits is therefore to reduce the conventional nominal supply voltage of 5 V to 3.3 V. Figure 1 shows that this reduction of supply voltage reduces the

power consumption by about 65% and is accompanied by a speed reduction of only 20%. The immediate advantages gained simply by moving from 5 V to 3.3 V operation are therefore that the speed/power ratio for CMOS logic ICs is more than doubled, and it becomes possible to power them from a 1 or 2-cell battery in portable equipment.


The reduction of maximum speed resulting from the supply voltage reduction can be restored, and even increased, by using finer geometry and sub-micron CMOS technology which is tailored for low-power and low-voltage applications.

THE NEW HLL AND LV-HCMOS LOGIC FAMILIES FROM PHILIPS

We have used both supply voltage reduction and speed enhancement techniques for our new HLL and LV-HCMOS families of logic ICs.

Features common to both families are:

- Wide supply voltage range of 1.2 V to 3.6 V allows operation from a regulated mains-derived



supply or an unregulated battery supply

- In accordance with the JEDEC LV standard (8.1) of 3.3 V ± 0.3 V for ICs powered from a regulated supply
- Fabricated in CMOS for intrinsic low power consumption - only a few nanoamps of supply current flow in the static state
- Push-pull outputs that swing from rail to rail - the reduced voltage swing with a low-voltage supply reduces power consumption dramatically and also improves EMC and EMI; particularly important for portable RF equipment
- Minimal over-shoot and under-shoot noise
- Latch-up free operation
- Excellent ESD protection
- Low ground-bounce
- Improved system reliability due to lower power dissipation and minimized gate oxide thermal breakdown voltage
- Symmetrical waveforms
- Lowered power consumption allows:
 - ✓ smaller and lighter batteries
 - ✓ longer periods between battery charges
 - ✓ increased PCB packing density
 - ✓ reduced power supply costs

Features of the HLL family

HLL is an entirely newly designed logic family from Philips. It comprises extremely fast low-power logic ICs designed from scratch and fabricated in a sub-micron CMOS process with two-level metal and epitaxial substrates. HLL ICs with a 3.3 V ± 0.3 V supply operate at twice the speed of FAST bipolar logic and, because they are CMOS ICs, they consume only a small fraction of the power. The family functions are mainly tailored for very high speed operation in the data-intensive bus interface area of mains-powered EDP equipment with a regulated 3.3 V supply.

However, since they also function, at reduced speed (see Fig.2), with supply voltages down to as little as 1.2 V, HLL ICs can also be used in battery powered equipment. Specific features of the HLL family are:

- Supply voltage 3.3 V ± 0.3 V for maximum speed applications in equipment with regulated power supplies; 1.2 V to 3.6 V for battery powered equipment
- High dynamic output drive allows transition times to be much shorter than the propagation delay
- Sub-micron technology allows typical propagation delay of 2.5 ns with a 3.3 V supply - twice the speed of FAST with a 5 V supply
- Low-inductance, multiple centre power and ground pins for minimum noise and ground-bounce
- With a 3.3 V ± 0.3 V supply, inputs and outputs interface directly with TTL levels
- Output edge-rate control circuitry for significantly less noise generation
- Reverse-biased diode (to ground only) at each input to limit line reflections
- The input voltage can exceed the supply voltage (up to 5.5 V), so HLL can be used for 5 V to 3 V and 3 V to 5 V level shifting in mixed 3 V/5 V systems
- SO and SSOP packages for surface mounting

Features of the LV-HCMOS family

This low-voltage CMOS logic family is based on Philips' well-known HCMOS (HC) range and uses the same well-proven fabrication process with only slight modifications. It operates from a typical supply voltage of 3.3 V but can be used within the supply voltage range 1.2 V to 3.6 V. With a 3.3 V supply, the speed and performance is the same as HCMOS with a 5 V supply, so there are absolutely no disadvantages when replacing 5 V




Fig.2 Normalized derating curve for typical propagation delay (t_p).

CMOS logic with LV-HCMOS.

To obtain the speed and output drive of HCMOS at the lower supply voltage, the channel length for LV-HCMOS is reduced to 2 μm , the gate oxide is thinner and the threshold voltages are lowered. Functions are a sub-set of the HCMOS family functions.

Specific features of the LV-HCMOS family are:

- Process tuned for low-power applications with supply voltages between 1.2 V and 3.6 V
- Output drive at $V_{CC} = 2$ V is 4 mA (6 mA for driver outputs)
- Speed at 3 V is virtually the same as that of HCMOS at 5 V
- Faster than HCMOS at lower supply voltages
- Requires minimal qualification by the user because it is produced in our established HCMOS wafer fab. with a process that varies little from the standard HCMOS process
- Pin- and function-compatible with HCMOS ICs
- Identical high quality standards as for all Philips' HCMOS ICs.
- SO and SSOP packages for surface mounting

SUPPLY VOLTAGE CONSIDERATIONS

There are three main reasons for reducing the supply voltage of logic ICs:

- To allow them to be used in portable battery powered equipment
- To reduce power consumption

(dissipation) so that the size and weight of equipment can be reduced and portable equipment can function for longer periods without re-charging the battery

- To meet demands for faster, high-performance operation, ICs must be fabricated with finer process geometry which requires a lower supply voltage.

Other benefits of a low supply voltage include lower noise levels, reduced EMI, and improved reliability due to reduced stresses on the ICs.

There is not yet a well-defined industry standard for low-voltage operation, but a level of 3.3 V ± 0.3 V seems to be common for equipment with a regulated supply and is also proposed by JEDEC. For battery operation, the requirements are more stringent because the supply voltage variation is greater. For example, at the end of their operating life, a pair of Alkaline or Carbon Zinc batteries can only supply about 1.8 V, and a single NiCd cell provides only 1.2 V just before it needs re-charging. The wide supply voltage range and output drive levels of HLL and LV-HCMOS ICs allows them to be powered from any of these sources.

POSITIONING OF HLL AND LV-HCMOS WITH RESPECT TO OTHER LOGIC FAMILIES

Figures 3, 4 and 5 are included here for clarification purposes only.

Figure 3 shows speed as a function of supply voltage for Philips CMOS logic IC families. Figure 4 shows the speed of most advanced logic families compared to the speed of FAST logic ICs.

Figure 5 shows power consumption as a function of speed for an octal transceiver from various logic families. Each output of the IC is loaded with 50 pF and the eight transceivers in the device are each driven by one bit of an 8-bit binary code that counts from 00000000 to 11111111. The transceiver driven by the least-significant bit is therefore running at the highest frequency, and the transceiver driven with the most-significant bit is running at a frequency 2^7 times lower.

The HLL family

Figure 3 shows that the extreme speed of HLL makes it a clear extension to Philips' range, complementing our other logic families. Users needing low power consumption or with data-intensive applications can derive full benefit from HLL.

Figure 4 indicates that the speed

of HLL is exceptional when compared to other logic families. As is common practice, the speeds in Fig.4 are referenced to FAST logic. By attempting to emulate, or even improve on FAST logic speed, many new logic families appearing on the market put signal integrity at stake. This is why Philips believes that the proven low-impedance multiple centre power supply pinning used for HLL will become an industry standard for very fast logic. The background for this is the effect of groundbounce. Groundbounce not only affects signal integrity, it also affects the propagation delays when all outputs are switching. It is simply impossible to make CMOS devices with corner pin which combine the extreme speeds as provided by HLL during simultaneous switching. In addition centre-pin devices provide low skew and improved EMC.

As expected for CMOS products with their intrinsic low static power consumption, Fig.5 shows that, in the idle state and at low frequencies, HLL ICs consume negligible power. In the idle state, power consumption is only 0.25 mW, and at 1 MHz it is a mere 0.9 mW. This makes HLL very attractive for applications where short propagation delays are essential and low dissipation is required. With a 3 V supply at 100 MHz, power consumption for




Fig.3 Guaranteed speed as a function of supply voltage for Philips logic ICs. The speed range per logic family is due to the different functions within the families.




Fig.4 Speed of various logic families compared with the speed of FAST logic.




Fig.5 Power consumption of an octal transceiver (245) as a function of frequency for various logic families.

HLL is between 60% and 80% less than for other advanced 5 V logic families.

The LV-HCMOS family

From Fig.3 and Fig.4, it can be seen that, with a 3.3 V supply, LV-HCMOS offers the same familiar speeds of HC HCMOS ICs with a 5 V supply. This allows 3.3 V \pm 0.3 V systems to be designed with the same speed and performance as 5 V \pm 10% systems using HCMOS HC ICs. The tremendous advantage of using

LV-HCMOS, considerably lower power consumption, is clearly shown in Fig.5. With a 3 V supply at 30 MHz, an LV-HCMOS octal transceiver consumes 70% less power than a similar advanced CMOS device. At lower supply voltages, the power savings are even greater.

INTERFACING IN MIXED 3 V / 5 V SYSTEMS

CMOS ICs like HLL and LV-CMOS have considerable benefits with respect to noise margins because,

unlike with bipolar ICs, there is hardly any voltage drop across the output devices. This means that the outputs swing virtually between the power supply rails, thereby allowing direct interfacing with TTL switching levels.

When interfacing HLL or LV-HCMOS outputs with standard TTL-compatible level logic inputs, the outputs of HLL and LV-HCMOS are adequate to directly drive the 5 V logic. When driving CMOS level devices (such as AC or HC) the output voltage of

HLL and LV-HCMOS is insufficient to ensure reliable operation. This problem can be easily resolved by using TTL-compatible HCMOS ICs (ACT or HCT) at the interface.

Since HLL inputs can withstand higher levels than the supply voltage, they can be directly connected to 5 V CMOS logic outputs.

LV-HCMOS devices have a protection diode between the input and V_{CC} . This implies that the maximum input voltage is limited to $V_{CC} + 0.5$ V. When LV-HCMOS is driven by 5 V outputs having a TTL (totem-pole) compatible output voltage swing of about 3 V, direct drive is possible. However, when full 5 V output voltage swing devices are used, such as CMOS ASICs or CMOS logic, problems may occur. In such case a simple resistor-diode network or the use of open drain devices can provide a solution (see Fig. 6). Alternatively, HLL ICs can be used as 5 V/3 V level converters for connecting 5 V CMOS logic outputs to LV-HCMOS inputs.

PHILIPS FOR ADVANCED LOGIC ICs

Our two new low-voltage CMOS logic families LV-HCMOS and HLL are only a small part of Philips' total portfolio which includes a wide range of advanced bipolar, CMOS and QUBIC (BiCMOS) logic ICs.

Continuity of supply from Philips is assured, thanks to our own global manufacturing/distribution organization, and to our alternate sourcing agreements for many products.

Philips' wafer fabrication plants and IC assembly factories are located close to market centres throughout the world. The continual extension of these facilities clearly demonstrates that Philips operates on a global scale, and is

committed to growth in virtually all countries. Ship-to-stock arrangements and Self-Qual programmes (which provide information about qualification activities for new/changed products/processes) are just two of the special customer services we can offer. Naturally, we also offer design-in support and technical assistance. Since Philips' technical expertise embraces a broad spectrum of application areas, we can offer you invaluable help with your product designs. Maintaining a close and open relationship with our customers helps us to optimize our design-ins.

QUALITY AND RELIABILITY OF PHILIPS' PRODUCTS


All Philips' products are of a high quality, constantly enhanced by a system of continuous quality improvement. We start to achieve our high level of quality during development of new devices by including staff from our Quality Department in the development teams. Testing includes life testing (including HAST) and thermal shock. We use sound methods of

managing product reliability improvement to ensure that our products continue to perform to their specifications. Up-to-date quality reports are available to customers.

Over the years, Philips has proved itself to be a reliable supplier and our commitment to quality has been underlined by the many awards received in honour of outstanding achievements in this field. These awards include:

- The ISO 9001 qualification
- Qualified supplier to Hewlett Packard, Bosch, Canon, Chrysler, Delco, IBM cat. I & II and others
- The Ford Q1 award with consistently high scores
- The Bull Quality Award 1991
- Siemens' 'Best IC supplier' of 1989
- Unisys Oscar 1990.

More specific information about Philips' Quality Programme can be found in the chapter on Quality on page 17.



74HLL family

74HL33240	Octal buffer/line driver; 3-state; inverting	32
74HL33241	Octal buffer/line driver; 3-state	36
74HL33244	Octal buffer/line driver; 3-state	40
74HL33245	Octal transceiver with directionpin; 3-state	44
74HL33373	Octal D-type transparent latch; 3-state	48
74HL33374	Octal D-type flip-flop; positive edge-trigger; 3-state	52
74HL33533	Octal D-type transparent latch; 3-state; inverting	56
74HL33534	Octal D-type flip-flop; positive edge-trigger; 3-state; inverting	60
74HL33620	Octal transceiver with dual enable; 3-state; inverting	64
74HL33623	Octal transceiver with dual enable; 3-state	68
74HL33640	Octal transceiver with direction pin; 3-state; inverting	72
74HL33646	Octal bus transceiver/register; 3-state	76
74HL33648	Octal bus transceiver/register; 3-state; inverting	84
74HL33651	Octal transceiver/register with dual enable; 3-state; inverting	92
74HL33652	Octal transceiver/register with dual enable; 3-state	100


LV-HCMOS family

74LV00	Quad 2-Input NAND gate	108
74LV02	Quad 2-Input NOR gate	112
74LV04	Hex Inverter	116
74LVU04	Hex Inverter (unbuffered)	120
74LV08	Quad 2-Input AND gate	124
74LV14	Hex Inverter Schmitt-trigger	128
74LV32	Quad 2-Input OR gate	132
74LV74	Dual D-type flip-flop with set and reset; positive edge-trigger	136
74LV125	Quad buffer/line driver; 3-state	142
74LV138	3-to-8 line decoder/demultiplexer; inverting	145
74LV139	Dual 2-to-4 line decoder/demultiplexer	150
74LV164	8-bit serial-in/parallel-out shift register	154
74LV174	Hex D-type flip-flop with reset; positive edge-trigger	158
74LV244	Octal buffer/line driver; 3-state	162
74LV245	Octal bus transceiver; 3-state	166
74LV273	Octal D-type flip-flop with reset; positive edge-trigger	170
74LV373	Octal D-type transparent latch; 3-state	174
74LV374	Octal D-type flip-flop; positive edge-trigger; 3-state	178
74LV573	Octal D-type transparent latch; 3-state	182
74LV4066	Quad bilateral switches	186
74LV4094	8-stage shift-and-store bus register	190


Ordering Information

TYPE NUMBER DESIGNATIONS

HLL RANGE



LV RANGE



FAMILY DESCRIPTION

The HLL family comprises extremely fast low-power logic ICs fabricated in a sub-micron CMOS process with two-level metal and epitaxial substrates. HLL ICs with 3.3 V \pm 0.3 V supply operates at twice the speed of FAST bipolar

logic and consumes only a fraction of the power. The HLL functions with supply voltages down to 1.2 V. The reduction from the conventional 5.0 V to 3.3 V reduces the output swing dramatically and this with the

low-inductance multiple centre power and ground pins significantly reduces noise and ground bounce that would otherwise occur for signals with this very high speed.

RECOMMENDED OPERATING CONDITIONS FOR THE HLL FAMILY

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
V _{CC}	DC supply voltage (for max. speed performance)	3.0	3.6	V	
V _{CC}	DC supply voltage (for low-voltage applications)	1.2	3.6	V	
V _I	DC input voltage range	0	5.5	V	
V _{I/O}	DC input voltage range for I/Os	0	V _{CC}	V	
V _O	DC output voltage range	0	V _{CC}	V	
T _{amb}	operating ambient temperature range in free air	-40	+85	°C	see DC and AC characteristics per device
t _r , t _f	input rise and fall times	-	20 50	ns ns	V _{CC} = 3.6 V V _{CC} = 1.2 V

LIMITING VALUES FOR THE HLL FAMILY

In accordance with the Absolute Maximum Rating System (IEC 134)
 Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
V _{CC}	DC supply voltage	-0.5	+4.6	V	
I _{IK}	DC input diode current	-	-50	mA	V _I < 0
V _I	DC input voltage	-0.5	+5.5	V	note 2
V _{I/O}	DC input voltage range for I/Os	-0.5	V _{CC} + 0.5	V	
I _{OK}	DC output diode current	-	\pm 75	mA	V _O > V _{CC} or V _O < 0
V _O	DC output voltage	-0.5	V _{CC} + 0.5	V	note 2
I _O	DC output source or sink current	-	\pm 70	mA	V _O = 0 to V _{CC}
I _{GND} , I _{CC}	DC V _{CC} or GND current	-	100	mA	
T _{stg}	storage temperature range	-60	+150	°C	
P _{tot}	power dissipation per package - plastic mini-pack (SO)	-	500	mW	above + 70 °C derate linearly with 8 mW/K

Notes to the limiting values

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operating of the device at these or any other conditions beyond those under 'recommended operating conditions' is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

DC CHARACTERISTICS FOR THE HLL FAMILY

Over recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	T_{amb} (°C)					UNIT	TEST CONDITIONS		
		+25			-40 to +85			V_{CC} (V)	V_I	OTHER
		MIN.	TYP.	MAX.	MIN.	MAX.				
V_{IH}	HIGH level input voltage	-	-	-	2.0	-	V	3.6		
V_{IL}	LOW level input voltage	-	-	-	-	0.8	V	3.0		
V_H	hysteresis (all inputs)	-	0.25	-	-	-	V	3.0 to 3.6		
V_{OH}	HIGH level output voltage	$V_{CC} - 0.2$ $V_{CC} - 0.4$	V_{CC} -	-	$V_{CC} - 0.2$ $V_{CC} - 0.4$	-	V	3.0	V_{IH} or V_{IL}	$I_O = -100 \mu A$ $I_O = -24 mA$
V_{OL}	LOW level output voltage	-	-	0.2 0.4	-	0.2 0.4	V	3.0	V_{IH} or V_{IL}	$I_O = 100 \mu A$ $I_O = 24 mA$
I_I	input leakage current	-	-	-	-	± 5	μA	3.6	V_{CC} or GND	
I_{OZ}	3-state output OFF-state current	-	-	-	-	10	μA	3.6	V_{IH} or V_{IL}	$V_O = V_{CC}$ or GND
I_{CC}	quiescent supply current	-	-	8.0	-	80	μA	3.6	V_{CC} or GND	$I_O = 0$

LV-HCMOS family characteristics

Family specifications

The LV-HCMOS family

Please note that there is only one LV-HCMOS family and all the ICs are suitable for operation over the temperature range -40 °C to +125 °C.

However, as a reference for system designers, and to facilitate comparison with other logic families, the performance of LV-HCMOS ICs is specified at

25 °C and over the temperature ranges -40 °C to +85 °C and -40 °C to +125 °C.

RECOMMENDED OPERATING CONDITIONS FOR THE LV-HCMOS FAMILY

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
V _{CC}	DC supply voltage	1.2	3.3	3.6	V	
V _I	input voltage	0	-	V _{CC}	V	
V _O	output voltage	0	-	V _{CC}	V	
T _{amb}	operating ambient temperature range in free air	-40 -40	- -	+85 +125	°C	see DC and AC characteristics per device
t _r , t _f	input rise and fall times except for Schmitt-trigger inputs	- - - -	- - - -	1000 700 500 400	ns	V _{CC} = 1.2 V V _{CC} = 2.0 V V _{CC} = 3.0 V V _{CC} = 3.6 V

ABSOLUTE MAXIMUM RATINGS FOR THE LV-HCMOS FAMILY

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
V _{CC}	DC supply voltage	-0.5	+5.0	V	
±I _{IK}	DC input diode current	-	20	mA	V _I < -0.5 or V _I > V _{CC} + 0.5 V
±I _{OK}	DC output diode current	-	50	mA	V _O < -0.5 or V _O > V _{CC} + 0.5 V
±I _O	DC output source or sink current - standard outputs - bus driver outputs	- -	25 35	mA	-0.5 V < V _O < V _{CC} + 0.5 V
±I _{GND} , ±I _{CC}	DC V _{CC} or GND current for types with - standard outputs - bus driver outputs	- -	50 70	mA	
T _{stg}	storage temperature range	-65	+150	°C	
P _{tot}	power dissipation per package - plastic DIL	-	750	mW	for temperature range: -40 to +125 °C above + 70 °C derate linearly with 12 mW/K
	- plastic mini-pack (SO)	-	500	mW	above + 70 °C derate linearly with 8 mW/K

Notes to the limiting values

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operating of the device at these or any other conditions beyond those under 'recommended operating conditions' is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

DC CHARACTERISTICS FOR THE LV-HCMOS FAMILY

Over recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	T_{amb} (°C)						UNIT	TEST CONDITIONS			
		+25			-40 to +85		-40 to +125		V_c (V)	V_i	OTHER	
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.					MAX.
V_{IH}	HIGH level input voltage	0.9 1.4 2.1	- - -	- - -	0.9 1.4 2.1	- - -	0.9 1.4 2.1	- - -	V	1.2 2.0 3.0		
V_{IL}	LOW level input voltage	- - -	- - -	0.3 0.6 0.9	- - -	0.3 0.6 0.9	- - -	0.3 0.6 0.9	V	1.2 2.0 3.0		
V_{OH}	HIGH level output voltage; all outputs	1.1 1.9 2.9	1.2 2.0 3.0	- - -	1.0 1.9 2.9	- - -	1.0 1.9 2.9	- - -	V	1.2 2.0 3.0	V_{IH} or V_{IL}	$-I_o = 50 \mu A$
V_{OH}	HIGH level output voltage; standard outputs	2.48	2.82	-	2.34	-	2.20	-	V	3.0	V_{IH} or V_{IL}	$-I_o = 6 mA$
V_{OH}	HIGH level output voltage; bus driver outputs	2.48	2.82	-	2.34	-	2.20	-	V	3.0	V_{IH} or V_{IL}	$-I_o = 8 mA$
V_{OL}	LOW level output voltage; all outputs	- - -	0 0 0	0.1 0.1 0.1	- - -	0.1 0.1 0.1	- - -	0.1 0.1 0.1	V	1.2 2.0 3.0	V_{IH} or V_{IL}	$I_o = 50 \mu A$
V_{OL}	LOW level output voltage; standard outputs	-	0.25	0.33	-	0.4	-	0.5	V	3.0	V_{IH} or V_{IL}	$I_o = 6 mA$
V_{OL}	LOW level output voltage; bus driver outputs	-	0.20	0.33	-	0.4	-	0.5	V	3.0	V_{IH} or V_{IL}	$I_o = 8 mA$
I_i	input leakage current	-	-	0.1	-	1.0	-	1.0	μA	3.6	V_{CC} or GND	
I_{OZ}	3-state output OFF-state current	-	-	0.5	-	5.0	-	10.0	μA	3.6	V_{IH} or V_{IL}	$V_o = V_{CC}$ or GND
I_{CC}	quiescent supply current; SSI flip-flops MSI	- - -	- - -	2.0 4.0 8.0	- - -	20.0 40.0 80.0	- - -	40.0 80.0 160.0	μA	3.6	V_{CC} or GND	$I_o = 0$

AC OUTPUT CHARACTERISTICS FOR THE LV-HCMOS FAMILY

SYMBOL	PARAMETER	T_{amb} (°C)						UNIT	TEST CONDITIONS		
		+25			-40 to +85		-40 to +125		V_c (V)	WAVEFORMS	
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.				MAX.
t_{THL}/t_{TLH}	transition time; standard outputs	- - -	35 10 7	- 20 15	- - -	- 25 19	- - -	- 30 23	ns	1.2 2.0 3.0	
t_{THL}/t_{TLH}	transition time; bus driver outputs	- - -	25 8 5	- 16 10	- - -	- 20 13	- - -	- 24 15	ns	1.2 2.0 3.0	

HLL and LV-HCMOS family characteristics Definitions of symbols

DEFINITIONS OF SYMBOLS AND TERMS USED IN DATA SHEETS

Currents

Positive current is defined as conventional current flow into a device.

Negative current is defined as conventional current flow out of a device.

I_{CC}	Quiescent power supply current; the current flowing into the V_{CC} supply terminal.
ΔI_{CC}	Additional quiescent supply current per input pin at a specified input voltage and V_{CC} .
I_{GND}	Quiescent power supply current; the current flowing into the GND terminal.
I_I	Input leakage current; the current flowing into a device at a specified input voltage and V_{CC} .
I_{IK}	Input diode current; the current flowing into a device at a specified input voltage.
I_O	Output source or sink current; the current flowing into a device at a specified output voltage.
I_{OK}	Output diode current; the current flowing into a device at a specified output voltage.
I_{OZ}	OFF-state output current: the leakage current flowing into the output of a 3-state device in the OFF-state, when the output is connected to V_{CC} or GND.
I_S	Analog switch leakage current; the current flowing into an analog switch at a specified voltage across the switch and V_{CC} .

Voltages

All voltages are referenced to GND (ground), which is typically 0 V.

GND	Supply voltage; for a device with a single negative power supply, the most negative power supply, used as the reference level for other voltages; typically ground.
V_{CC}	Supply voltage; the most positive potential on the device.
V_{EE}	Supply voltage; the one of two (GND and V_{EE}) negative power supplies.
V_H	Hysteresis voltage; difference between the trigger levels, when applying a positive and negative-going input signal.
V_I	DC input voltage
V_{IO}	DC input voltage for I/Os
V_{IH}	HIGH level input voltage; the range of input voltages that represents a logic HIGH level in the system.
V_{IL}	LOW level input voltage; the range of input voltages that represents a logic LOW level in the system.
V_{OH}	HIGH level output voltage; the range of voltages at an output terminal with a specified output loading and supply voltage. Device inputs are conditioned to establish a HIGH level at the output.
V_{OL}	LOW level output voltage; the range of voltages at an output terminal with a specified output loading and supply voltage. Device inputs are conditioned to establish a LOW level at the output.
V_{T+}	Trigger threshold voltage; positive-going signal.
V_{T-}	Trigger threshold voltage; negative going signal.

Analog terms

R_{ON}	ON-resistance; the effective ON-state resistance of an analog switch, at a specified voltage across the switch and output load.
ΔR_{ON}	Δ ON-resistance; the difference in ON-resistance between any two switches of an analog device at a specified voltage across the switch and output load.

Capacitances

C_I	Input capacitance; the capacitance measured at a terminal connected to an input of a device.
C_{IO}	Input/Output capacitance; the capacitance measured at a terminal connected to an I/O-pin (e.g. a transceiver).
C_L	Output load capacitance; the capacitance connected to an output terminal including jig and probe capacitance.
C_{PD}	Power dissipation capacitance; the capacitance used to determine the dynamic power dissipation per logic function, when no extra load is provided to the device.
C_S	Switch capacitance; the capacitance of a terminal to a switch of an analog device.

AC switching parameters

f_i	Input frequency; for combinatorial logic devices the maximum number of inputs and outputs switching in accordance with the device function table. For sequential logic devices the clock frequency using alternate HIGH and LOW for data input or using the toggle mode, whichever is applicable.
f_o	Output frequency; each output.
f_{max}	Maximum clock frequency; clock input waveforms should have a 50% duty factor and be such as to cause the outputs to be switching from 10% V_{CC} to 90% V_{CC} in accordance with the device function table.
t_h	Hold time; the interval immediately following the active transition of the timing pulse (usually the clock pulse) or following the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure their continued recognition. A negative hold time indicates that the correct logic level may be released prior to the timing pulse and still be recognized.
t_r, t_f	Clock input rise and fall times; 10% and 90% values.
t_{PHL}	Propagation delay; the time between the specified reference points, normally the 50% points for logic devices on the input and output waveforms, with the output changing from the defined HIGH level to the defined LOW level.
t_{PLH}	Propagation delay; the time between the specified reference points, normally the 50% points for logic devices on the input and output waveforms, with the output changing from the defined LOW level to the defined HIGH level.
t_{PHZ}	3-state output disable time; the time between the specified reference points, normally the 50% points for the logic devices on the output enable input voltage waveform and a point representing 10% of the output swing on the output voltage waveform of a 3-state device, with the output changing from a HIGH level (V_{OH}) to a high impedance OFF-state (Z).
t_{PLZ}	3-state output disable time; the time between the specified reference points, normally the 50% points for the logic devices on the output enable input voltage waveform and a point representing 10% of the output swing on the output voltage waveform of a 3-state device, with the output changing from a LOW level (V_{OL}) to a high impedance OFF-state (Z).
t_{PZH}	3-state output enable time; the time between the specified reference points, normally the 50% points for the logic devices on the output enable input voltage waveform and the 50% point on the output voltage waveform of a 3-state device, with the output changing from a high impedance OFF-state (Z) to a HIGH level (V_{OH}).
t_{PZL}	3-state output enable time; the time between the specified reference points, normally the 50% points for the logic devices on the output enable input voltage waveform and the 50% point on the output voltage waveform of a 3-state device, with the output changing from a high impedance OFF-state (Z) to a LOW level (V_{OL}).
t_{rem}	Removal time; the time between the end of an overriding asynchronous input, typically a clear or reset input, and the earliest permissible beginning of a synchronous control input, typically a clock input, normally measured at the 50% points for logic devices on both input voltage waveforms.
t_{su}	Set-up time; the interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure their recognition. A negative set-up time indicates that the correct logic level may be initiated sometime after the active transition of the timing pulse and still be recognized.
t_{THL}	Output transition time; the time between two specified reference points on a waveform, normally 90% and 10% points, that is changing from HIGH-to-LOW.
t_{TLH}	Output transition time; the time between two specified reference points on a waveform, normally 10% and 90% points, that is changing from LOW-to-HIGH.
t_w	Pulse width; the time between the 50% amplitude points on the leading and trailing edges of a pulse for the logic family devices

QUALITY AT PHILIPS SEMICONDUCTORS

Total Quality Management

Philips Semiconductors are a Quality Company, renowned for the high quality of our products and service. We keep alive this tradition by constantly aiming towards one ultimate standard, that of zero defects. This aim is guided by our Total Quality Management (TQM) system, the basis of which is:

QUALITY ASSURANCE

based on ISO 9000 standards, customer standards such as Ford Q1 and IBM MDQ, and the CECC system of conformity. Our factories are certified to ISO 9000 and CECC by external inspectorates

PARTNERSHIPS WITH CUSTOMERS

PPM co-operations, design-in agreements, and ship-to-stock, just-in-time and self-qualification programmes

PARTNERSHIPS WITH SUPPLIERS

ship-to-stock, statistical process control and ISO 9000 audits

QUALITY IMPROVEMENT PROGRAMME

continuous process and system improvement, design improvement, complete use of statistical process control, realization of our final objective of zero defects, and logistics improvement by ship-to-stock and just-in-time agreements.

Advanced quality planning

During the design and development of new products and processes, quality is built-in by advanced quality planning. Through failure-mode-and-effect analysis the critical parameters are detected and measures taken to ensure good performance on these

parameters. The capability of process steps is also planned in this phase.

Product conformance

The assurance of product conformance is an integral part of our quality assurance (QA) practice. This is achieved by:

- incoming material management through partnerships with suppliers
- in-line quality assurance to monitor process reproducibility during manufacture and initiate any necessary corrective action. Critical process steps are 100% under statistical process control
- acceptance tests on finished products to verify conformance with the device specification. The test results are used for quality feedback and corrective actions. The inspection and test requirements are detailed in the general quality specifications
- periodic inspections to monitor and measure the conformance of products.

Product reliability

With the increasing complexity of OEM (original equipment manufacturer) equipment, component reliability must be extremely high. Our research laboratories and development departments study the failure mechanisms of semiconductors. Their studies have resulted in design rules and process optimization for the highest built-in product reliability. Highly accelerated tests are applied to the products reliability evaluation. Rejects from reliability tests and from customer complaints are submitted to failure analysis, to result in corrective action.

Customer responses

Our quality improvement depends on joint action with our customer. We need our customer's inputs and we invite constructive comments on all aspects of our performance. Please contact our local sales representative.

RATING SYSTEMS

The rating systems described are those recommended by the IEC in its publication number 134.

Definitions of terms used

ELECTRONIC DEVICE

An electronic tube or valve, transistor or other semiconductor device. This definition excludes inductors, capacitors, resistors and similar components.

CHARACTERISTIC

A characteristic is an inherent and measurable property of a device. Such a property may be electrical, mechanical, thermal, hydraulic, electro-magnetic or nuclear, and can be expressed as a value for stated or recognized conditions. A characteristic may also be a set of related values, usually shown in graphical form.

BOGEY ELECTRONIC DEVICE

An electronic device whose characteristics have the published nominal values for the type. A bogey electronic device for any particular application can be obtained by considering only those characteristics that are directly related to the application.

RATING

A value that establishes either a limiting capability or a limiting condition for an electronic device. It is determined for specified values of environment and operation, and may be stated in

any suitable terms. Limiting conditions may be either maxima or minima.

RATING SYSTEM

The set of principles upon which ratings are established and which determine their interpretation. The rating system indicates the division of responsibility between the device manufacturer and the circuit designer, with the object of ensuring that the working conditions do not exceed the ratings.

Absolute maximum rating system

Absolute maximum ratings are limiting values of operating and environmental conditions applicable to any electronic device of a specified type, as defined by its published data, which should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in the characteristics of the device under consideration and of all other electronic devices in the equipment.

The equipment manufacturer should design so that, initially and throughout the life of the device, no absolute maximum value for the intended service is exceeded with any device, under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variations, signal variation, environmental conditions, and variations in characteristics of the device under consideration and of all other electronic devices in the equipment.

Design maximum rating system

Design maximum ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking responsibility for the effects of changes in operating conditions due to variations in the characteristics of the electronic device under consideration.

The equipment manufacturer should design so that, initially and throughout the life of the device, no design maximum value for the intended service is exceeded with a bogey electronic device, under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, variation in characteristics of all other devices in the equipment, equipment control adjustment, load variation, signal variation and environmental conditions.

Design centre rating system

Design centre ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under normal conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device in average applications, taking responsibility for normal changes in operating conditions due to rated supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions,

and variations in the characteristics of all electronic devices.

The equipment manufacturer should design so that, initially, no design centre value for the intended service is exceeded with a bogey electronic device in equipment operating at the stated normal supply voltage.

HANDLING MOS DEVICES

Electrostatic charges

Electrostatic charges can exist in many things; for example, man-made-fibre clothing, moving machinery, objects with air blowing across them, plastic storage bins, sheets of paper stored in plastic envelopes, paper from electrostatic copying machines, and people. The charges are caused by friction between two surfaces, at least one of which is non-conductive. The magnitude and polarity of the charges depend on the different affinities for electrons of the two materials rubbing together, the friction force and the humidity of the surrounding air.

Electrostatic discharge is the transfer of an electrostatic charge between bodies at different potentials and occurs with direct contact or when induced by an electrostatic field. All of our MOS devices are internally protected against electrostatic discharge but they **can** be damaged if the following precautions are not taken.

Work station

Fig.1 shows a working area suitable for safely handling electrostatic sensitive devices. It has a work bench, the surface of which is conductive or covered by an antistatic sheet. Typical resistivity for the bench surface is between 1 and 500 k Ω ; per cm². The floor should also be covered with antistatic material.

The following precautions should be observed:

- persons at a work bench should be earthed via a wrist strap and a resistor
- all mains-powered electrical equipment should be connected via an earth leakage switch
- equipment cases should be earthed
- relative humidity should be maintained between 50 and 65%
- an ionizer should be used to neutralize objects with immobile static charges.

Receipt and storage

MOS devices are packed for dispatch in antistatic/conductive containers, usually boxes, tubes or blister tape. The fact that the contents are sensitive to electrostatic discharge is shown by warning labels on both primary and secondary packing.

The devices should be kept in their original packing whilst in storage. If a bulk container is partially unpacked, the unpacking should be performed at a protected work station. Any MOS devices that are

stored temporarily should be packed in conductive or antistatic packing or carriers.

Assembly


MOS devices must be removed from their protective packing with earthed component pincers or short-circuit clips. Short-circuit clips must remain in place during mounting, soldering and cleansing/drying processes. Do not remove more devices from the storage packing than are needed at any one time. Production/assembly documents should state that the product contains electrostatic sensitive devices and that special precautions need to be taken. During assembly, ensure that the MOS devices are the last of the components to be mounted and that this is done at a protected work station.

All tools used during assembly, including soldering tools and solder baths, must be earthed. All hand tools should be of conductive or antistatic material and, where possible, should not be insulated.

Measuring and testing of completed circuit boards must be done at a protected work station. Place the soldered side of the circuit board on conductive or

antistatic foam and remove the short-circuit clips. Remove the circuit board from the foam, holding the board only at the edges. Make sure the circuit board does not touch the conductive surface of the work bench. After testing, replace the circuit board on the conductive foam to await packing.


Assembled circuit boards containing MOS devices should be handled in the same way as unmounted MOS devices. They should also carry warning labels and be packed in conductive or antistatic packing.




Definition of data sheet status

DEFINITIONS


Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operating of the device at these or any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	




74HL33240




74HL33241




74HL33244




74HL33245




74HL33373




74HL33374




74HL33533




74HL33534




74HL33620




74HL33623




74HL33640




74HL33646




74HL33648




74HL33651




74HL33652




74LV00




74LV02




74LV04




74LVU04




74LV08




74LV14




74LV32




74LV74




74LV125




74LV138




74LV139




74LV164




74LV174




74LV244




74LV245




74LV273




74LV373




74LV374



74LV573



74LV4066



74LV4094

DEVICE DATA

HLL family

Octal buffer/line driver; 3-state; inverting

74HL33240

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ±0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- 3-state outputs
- Direct interface with TTL levels
- 5 V to 3.3 V level shifting

DESCRIPTION

The 74HL33240 is a high-performance, low-power, low-voltage, Si-gate CMOS device superior to most advanced CMOS compatible TTL families.

The 74HL33240 is an octal inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs $1\overline{OE}$ and $2\overline{OE}$. A HIGH on $n\overline{OE}$ causes the outputs to assume a high impedance OFF-state. The "240" is identical to the "244" but has inverting outputs.

FUNCTION TABLE

INPUTS		OUTPUT
$n\overline{OE}$	nA_n	nY_n
L	L	H
L	H	L
H	X	Z

H = HIGH voltage level
 L = LOW voltage level
 X = don't care
 Z = high impedance OFF-state

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25\text{ }^\circ\text{C}$; $t_r = t_f = 2.0\text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay $1A_n$ to $1Y_n$; $2A_n$ to $2Y_n$	$C_L = 50\text{ pF}$ $V_{CC} = 3.3\text{ V}$	2.1	ns
C_I	input capacitance		3.0	pF
C_{PD}	power dissipation capacitance per buffer	notes 1 and 2	35	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
2. The condition is $V_I = \text{GND to } V_{CC}$.

ORDERING INFORMATION





TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74HL33240D	24	SO	plastic	SO24/SOT137A
74HL33240DB	24	SSOP	plastic	SSOP24/SOT340

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4	$1Y_0$ to $1Y_3$	bus outputs
5, 6, 7, 8	GND	ground (0 V)
9, 10, 11, 12	$2Y_0$ to $2Y_3$	bus outputs
13	$2\overline{OE}$	output enable input (active LOW)
14, 15, 16, 17	$2A_3$ to $2A_0$	data inputs
18, 19	V_{CC}	positive supply voltage
20, 21, 22, 23	$1A_3$ to $1A_0$	data inputs
24	$1\overline{OE}$	output enable input (active LOW)

Octal buffer/line driver; 3-state; inverting

74HL33240



Octal buffer/line driver; 3-state; inverting

74HL33240

DC characteristics for 74HL33240

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".

 I_{CC} category: MSI**AC characteristics for 74HL33240**GND = 0 V; $t_r = t_f = 2.0$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)				UNIT	TEST CONDITIONS	
		+25		-40 to +85			V_{CC} (V)	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	propagation delay	-	14.0	-	16.0	ns	1.2 2.0 3.0	Fig. 5
	$1A_n$ to $1Y_n$;	-	5.3	-	6.0			
	$2A_n$ to $2Y_n$	-	3.5	-	4.0			
t_{PZH}/t_{PZL}	3-state output enable time	-	15.6	-	17.6	ns	1.2 2.0 3.0	Fig. 6, 7
	$1\overline{OE}$ to $1Y_n$;	-	5.9	-	6.6			
	$2\overline{OE}$ to $2Y_n$	-	3.9	-	4.4			
t_{PHZ}/t_{PLZ}	3-state output disable time	-	12.3	-	13.9	ns	1.2 2.0 3.0	Fig. 6, 7
	$1\overline{OE}$ to $1Y_n$;	-	5.4	-	6.0			
	$2\overline{OE}$ to $2Y_n$	-	4.0	-	4.4			

Octal buffer/line driver; 3-state; inverting

74HL33240

AC WAVEFORMS




Fig. 5 Waveforms showing the input ($1A_n$, $2A_n$) to output ($1Y_n$, $2Y_n$) propagation delays and the output transition times.




Fig. 6 Waveforms showing the 3-state enable and disable times.




Fig. 7 Test conditions: Load circuitry for enable / disable times; switch set to 6 V for t_{PLZ}/t_{PZL} , switch set to GND for t_{PHZ}/t_{PZH} otherwise do not connect.

- Notes:
- (1) $V_M = 0.6$ V at $V_{CC} = 1.2$ V.
 $V_M = 1.0$ V at $V_{CC} = 2.0$ V.
 $V_M = 1.5$ V at $V_{CC} = 3.0$ V.
 - (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-state output load.

Octal buffer/line driver; 3-state

74HL33241

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ± 0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- 3-state outputs
- Direct interface with TTL levels
- 5 V to 3.3 V level shifting

DESCRIPTION

The 74HL33241 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

The 74HL33241 is an octal non-inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 1OE and 2OE.

FUNCTION TABLES

INPUTS		OUTPUT
1OE	1A _n	1Y _n
L	L	L
L	H	H
H	X	Z

INPUTS		OUTPUT
2OE	2A _n	2Y _n
H	L	L
H	H	H
L	X	Z

H = HIGH voltage level
 L = LOW voltage level
 X = don't care
 Z = high impedance OFF-state

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 2.0 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay 1A _n to 1Y _n ; 2A _n to 2Y _n	C _L = 15 pF V _{CC} = 3.3 V	2.1	ns
C _I	input capacitance		3.0	pF
C _{PD}	power dissipation capacitance per buffer	notes 1 and 2	35	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\Sigma (C_L \times V_{CC}^2 \times f_o)$
2. The condition is V_I = GND to V_{CC}

ORDERING INFORMATION





TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74HL33241D	24	SO	plastic	SO24/SOT137A
74HL33241DB	24	SSOP	plastic	SSOP24/SOT340

PINNING

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4	1Y ₀ to 1Y ₃	bus outputs
5, 6, 7, 8	GND	ground (0 V)
9, 10, 11, 12	2Y ₀ to 2Y ₃	bus outputs
13	2OE	output enable input (active HIGH)
14, 15, 16, 17	2A ₃ to 2A ₀	data inputs
18, 19	V _{CC}	positive power supply
20, 21, 22, 23	1A ₃ to 1A ₀	data inputs
24	1OE	output enable input (active LOW)

Octal buffer/line driver; 3-state

74HL33241



Octal buffer/line driver; 3-state

74HL33241

DC characteristics for 74HL33241

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".

 I_{CC} category: MSI**AC characteristics for 74HL33241**GND = 0 V; $t_r = t_f = 2.0$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)				UNIT	TEST CONDITIONS	
		+25		-40 to +85			V_{CC} (V)	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	Propagation delay	-	14.0	-	16.0	ns	1.2 2.0 3.0	Fig. 5
	$1A_n$ to $1Y_n$;	-	5.3	-	6.0			
	$2A_n$ to $2Y_n$	-	3.5	-	4.0			
t_{PZH}/t_{PZL}	3-state output enable time	-	15.6	-	17.6	ns	1.2 2.0 3.0	Fig. 6, 8
	$1\overline{OE}$ to $1Y_n$	-	5.9	-	6.6			
		-	3.9	-	4.4			
t_{PHZ}/t_{PLZ}	3-state output disable time	-	12.3	-	13.9	ns	1.2 2.0 3.0	Fig. 6, 8
	$1\overline{OE}$ to $1Y_n$	-	5.4	-	6.0			
		-	4.0	-	4.4			
t_{PZH}/t_{PZL}	3-state output enable time	-	15.6	-	17.6	ns	1.2 2.0 3.0	Fig. 7, 8
	$2OE$ to $2Y_n$	-	5.9	-	6.6			
		-	3.9	-	4.4			
t_{PHZ}/t_{PLZ}	3-state output disable time	-	12.3	-	13.9	ns	1.2 2.0 3.0	Fig. 7, 8
	$2OE$ to $2Y_n$	-	5.4	-	6.0			
		-	4.0	-	4.4			

Octal buffer/line driver; 3-state

74HL33241

AC WAVEFORMS




Fig. 5 Waveforms showing the input ($1A_n, 2A_n$) to output ($1Y_n, 2Y_n$) propagation delays and the output transition times.




Fig. 6 Waveforms showing the 3-state enable and disable times for input $1OE$.




Fig. 7 Waveforms showing the 3-state enable and disable times for input 2OE.




Fig. 8 Test conditions: Load circuitry for enable / disable times; switch set to 6 V for t_{PLZ}/t_{PZL} , switch set to GND for t_{PHZ}/t_{PZH} otherwise do not connect.

- Notes: (1) $V_M = 0.6 V$ at $V_{CC} = 1.2 V$.
 $V_M = 1.0 V$ at $V_{CC} = 2.0 V$.
 $V_M = 1.5 V$ at $V_{CC} = 3.0 V$.
 (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-state output load.

Octal buffer/line driver; 3-state

74HL33244

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ± 0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- 3-state outputs
- Direct interface with TTL levels
- 5 V to 3.3 V level shifting

DESCRIPTION

The 74HL33244 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

The 74HL33244 is an octal non-inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs $\overline{1OE}$ and $\overline{2OE}$. A HIGH on \overline{nOE} causes the outputs to assume a high impedance OFF-state. The "244" is identical to the "240" but has non-inverting outputs.

FUNCTION TABLE

INPUTS		OUTPUT
\overline{nOE}	nA_n	nY_n
L	L	L
L	H	H
H	X	Z

H = HIGH voltage level
 L = LOW voltage level
 X = don't care
 Z = high impedance OFF-state

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25\text{ }^\circ\text{C}$; $t_r = t_f = 2.0\text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay $1A_n$ to $1Y_n$; $2A_n$ to $2Y_n$	$C_L = 15\text{ pF}$ $V_{CC} = 3.3\text{ V}$	2.1	ns
C_i	input capacitance		3.0	pF
C_{PD}	power dissipation capacitance per buffer	notes 1 and 2	35	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.
2. The condition is $V_i = \text{GND to } V_{CC}$

ORDERING INFORMATION





TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74HL33244D	24	SO	plastic	SO24/SOT137A
74HL33244DB	24	SSOP	plastic	SSOP24/SOT340

PINNING

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4	$1Y_0$ to $1Y_3$	bus outputs
5, 6, 7, 8	GND	ground (0 V)
9, 10, 11, 12	$2Y_0$ to $2Y_3$	bus outputs
13	$\overline{2OE}$	output enable input (active LOW)
14, 15, 16, 17	$2A_3$ to $2A_0$	data inputs
18, 19	V_{CC}	positive power supply
20, 21, 22, 23	$1A_3$ to $1A_0$	data inputs
24	$\overline{1OE}$	output enable input (active LOW)

Octal buffer/line driver; 3-state

74HL33244



Octal buffer/line driver; 3-state

74HL33244

DC characteristics for 74HL33244

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".
 I_{CC} category: MSI

AC characteristics for 74HL33244

GND = 0 V; $t_r = t_f = 2.0$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)				UNIT	TEST CONDITIONS	
		+25		-40 to +85			V_{CC} (V)	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	Propagation delay	-	14.0	-	16.0	ns	1.2 2.0 3.0	Fig. 5
	$1A_n$ to $1Y_n$;	-	5.3	-	6.0			
	$2A_n$ to $2Y_n$	-	3.5	-	4.0			
t_{PZH}/t_{PZL}	3-state output enable time	-	15.6	-	17.6	ns	1.2 2.0 3.0	Fig. 6, 7
	$1\overline{OE}$ to $1Y_n$;	-	5.9	-	6.6			
	$2\overline{OE}$ to $2Y_n$	-	3.9	-	4.4			
t_{PHZ}/t_{PLZ}	3-state output disable time	-	12.3	-	13.9	ns	1.2 2.0 3.0	Fig. 6, 7
	$1\overline{OE}$ to $1Y_n$;	-	5.4	-	6.0			
	$2\overline{OE}$ to $2Y_n$	-	4.0	-	4.4			

Octal buffer/line driver; 3-state

74HL33244

AC WAVEFORMS




Fig. 5 Waveforms showing the input (1A_n, 2A_n) to output (1Y_n, 2Y_n) propagation delays and the output transition times.




Fig.6 Waveforms showing the 3-state enable and disable times.




Fig. 8 Test conditions: Load circuitry for enable / disable times; switch set to 6 V for t_{PLZ}/t_{PZL}, switch set to GND for t_{PZH}/t_{PZH} otherwise do not connect.

- Notes: (1) V_M = 0.6 V at V_{CC} = 1.2 V.
 V_M = 1.0 V at V_{CC} = 2.0 V.
 V_M = 1.5 V at V_{CC} = 3.0 V.
 (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-state output load.

Octal transceiver with direction pin; 3-state

74HL33245

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ±0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- Non-inverting 3-state outputs
- Direct interface with TTL levels

DESCRIPTION

The 74HL33245 is a high-performance, low-power, low-voltage, Si-gate CMOS device superior to most advanced CMOS compatible TTL families.

The 74HL33245 is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The "245" features an output enable (\overline{OE}) input for easy cascading and a send/receive (DIR) input for direction control. \overline{OE} controls the outputs so that the buses are effectively isolated.

The "245" is identical to the "640" but has true (non-inverting) outputs.

FUNCTION TABLE

INPUTS		INPUTS/OUTPUT	
\overline{OE}	DIR	A_n	B_n
L	L	A = B	inputs
L	H	inputs	B = A
H	X	Z	Z

H = HIGH voltage level
 L = LOW voltage level
 X = don't care
 Z = high impedance OFF-state

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25\text{ }^\circ\text{C}$; $t_r = t_f = 2.0\text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay A_n to B_n ; B_n to A_n	$C_L = 50\text{ pF}$ $V_{CC} = 3.3\text{ V}$	2.2	ns
C_I	input capacitance		3.0	pF
C_{PD}	power dissipation capacitance per buffer	notes 1 and 2	35	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
2. The condition is $V_I = \text{GND to } V_{CC}$.

ORDERING INFORMATION




TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74HL33245D	24	SO	plastic	SO24/SOT137A
74HL33245DB	24	SSOP	plastic	SSOP24/SOT340

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4, 9, 10, 11, 12	A_0 to A_7	data inputs/outputs
5, 6, 7, 8	GND	ground (0 V)
13	\overline{OE}	output enable input (active LOW)
14, 15, 16, 17, 20, 21, 22, 23	B_7 to B_0	data inputs/outputs
18, 19	V_{CC}	positive supply voltage
24	DIR	direction control

Octal transceiver with direction pin; 3-state

74HL33245



Octal transceiver with direction pin; 3-state

74HL33245

DC characteristics for 74HL33245

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".

 I_{CC} category: MSI**AC characteristics for 74HL33245**GND = 0 V; $t_r = t_f = 2.0$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)				UNIT	TEST CONDITIONS	
		+25		-40 to +85			V_{CC} (V)	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	propagation delay	-	14.0	-	16.0	ns	1.2 2.0 3.0	Fig. 4
	A_n to B_n ;	-	5.3	-	6.0			
	B_n to A_n	-	3.5	-	4.0			
t_{PZH}/t_{PZL}	3-state output enable time	-	17.8	-	20.7	ns	1.2 2.0 3.0	Fig. 5, 6
	\overline{OE} to A_n ;	-	7.5	-	8.5			
	\overline{OE} to B_n	-	5.4	-	6.1			
t_{PHZ}/t_{PLZ}	3-state output disable time	-	15.0	-	16.7	ns	1.2 2.0 3.0	Fig. 5, 6
	\overline{OE} to A_n ;	-	6.4	-	7.0			
	\overline{OE} to B_n	-	4.7	-	5.1			
t_{PZH}/t_{PZL}	3-state output enable time	-	21.4	-	23.5	ns	1.2 2.0 3.0	Fig. 5, 6
	DIR to A_n ;	-	8.8	-	9.6			
	DIR to B_n	-	6.3	-	6.8			
t_{PHZ}/t_{PLZ}	3-state output disable time	-	17.4	-	19.0	ns	1.2 2.0 3.0	Fig. 5, 6
	DIR to A_n ;	-	7.3	-	7.9			
	DIR to B_n	-	5.3	-	5.7			

AC WAVEFORMS




Fig. 4 Waveforms showing the input (A_n , B_n) to output (B_n , A_n) propagation delays and the output transition times.




Fig.5 Waveforms showing the 3-state enable and disable times.




Fig. 6 Test conditions: Load circuitry for enable / disable times; switch set to 6 V for t_{PLZ}/t_{PZL} , switch set to GND for t_{PHZ}/t_{PZH} otherwise do not connect.

- Notes:
- (1) $V_M = 0.6$ V at $V_{CC} = 1.2$ V.
 $V_M = 1.0$ V at $V_{CC} = 2.0$ V.
 $V_M = 1.5$ V at $V_{CC} = 3.0$ V.
 - (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-state output load.

Octal D-type transparent latch; 3-state

74HL33373

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ± 0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- 3-state outputs
- Direct interface with TTL levels
- 5 V to 3.3 V level shifting

DESCRIPTION

The 74HL33373 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable (\overline{OE}) are common to all internal latches.

The "373" consists of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the D_n inputs enter the latches. In this condition the latches are transparent, i.e. a latch output will change each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When \overline{OE} is LOW, the contents of the eight latches are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance OFF-state. Operation of the \overline{OE} input does not affect the state of the latches.

The "373" is functionally identical to the "533", but the "533" has inverted outputs.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25^\circ\text{C}$; $t_r = t_f = 2.0$ ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay D_n to Q_n ; LE to Q_n	$C_L = 50$ pF $V_{CC} = 3.3$ V	3.0 3.0	ns
C_i	input capacitance		3.0	pF
C_{PD}	power dissipation capacitance per latch	notes 1 and 2	25	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
2. The condition is $V_i = \text{GND to } V_{CC}$.

ORDERING INFORMATION






TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74HL33373D	24	SO	plastic	S024/SOT137A
74HL33373DB	24	SSOP	plastic	SSOP24/SOT340

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4, 9, 10, 11, 12	Q_0 to Q_7	data outputs
5, 6, 7, 8	GND	ground (0 V)
13	LE	latch enable
23, 22, 21, 20, 17, 16, 15, 14	D_0 to D_7	data inputs
18, 19	V_{CC}	positive supply voltage
24	\overline{OE}	output enable input (active LOW)

Octal D-type transparent latch; 3-state

74HL33373



Octal D-type transparent latch; 3-state

74HL33373

FUNCTION TABLE

OPERATING MODES	INPUTS			OUTPUTS
	\overline{OE}	LE	D_n	Q_0 to Q_7
enable and read register (transparent mode)	L	H	L	L
	L	H	H	H
latch and read register	L	L	l	L
	L	L	h	H
latch register and disable outputs	H	X	X	Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition

X = don't care

Z = high impedance OFF-state

DC characteristics for 74HL33373

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".

 I_{CC} category: MSI

AC characteristics for 74HL33373

GND = 0 V; $t_r = t_f = 2.0$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)				UNIT	TEST CONDITIONS	
		+25		-40 to +85			V_{CC} (V)	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	propagation delay D_n to Q_n	-	16.0	-	17.6	ns	1.2 2.0 3.0	Fig.6
		-	6.0	-	6.6			
		-	4.0	-	4.4			
t_{PHL}/t_{PLH}	propagation delay LE to Q_n	-	17.6	-	19.2	ns	1.2 2.0 3.0	Fig.7
		-	6.6	-	7.2			
		-	4.4	-	4.8			
t_{PZH}/t_{PZL}	3-state output enable time \overline{OE} to Q_n	-	18.4	-	20.0	ns	1.2 2.0 3.0	Fig.8
		-	6.9	-	7.5			
		-	4.6	-	5.0			
t_{PHZ}/t_{PLZ}	3-state output disable time \overline{OE} to Q_n	-	18.8	-	20.2	ns	1.2 2.0 3.0	Fig.8
		-	7.0	-	7.6			
		-	4.7	-	5.1			
t_w	LE pulse width HIGH	3.0	-	3.8	-	ns	2.0 3.0	Fig.7
		2.0	-	2.5	-			
t_{su}	set-up time D_n to LE	2.0	-	2.2	-	ns	1.2 2.0 3.0	Fig.9
		0.8	-	0.9	-			
		0.5	-	0.6	-			
t_h	hold time D_n to LE	2.0	-	2.2	-	ns	1.2 2.0 3.0	Fig.9
		0.8	-	0.9	-			
		0.5	-	0.6	-			

Octal D-type transparent latch; 3-state

74HL33373

AC WAVEFORMS




Fig.6 Waveforms showing the input (D_n) to output (Q_n) propagation delays and the output transition times.




Fig.7 Waveforms showing the latch enable input (LE) pulse width, the latch enable input to output (Q_n) propagation delays and the output transition times.




Fig.8 Waveforms showing the 3-state enable and disable times




Fig.9 Waveforms showing the data set-up and hold times for the D_n input to the LE input.

Note to Fig.9:

The shaded areas indicate when the input is permitted to change for predictable output performance.

- Notes: (1) $V_M = 0.6 V$ at $V_{CC} = 1.2 V$.
 $V_M = 1.0 V$ at $V_{CC} = 2.0 V$.
 $V_M = 1.5 V$ at $V_{CC} = 3.0 V$.
 (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-state output load.

Octal D-type flip-flop; positive edge-trigger; 3-state

74HL33374

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ± 0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- 3-state outputs
- Direct interface with TTL levels
- 5 V to 3.3 V level shifting

DESCRIPTION

The 74HL33374 is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A clock (CP) input and an output enable (\overline{OE}) are common to all flip-flops.

The 8 flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition.

When \overline{OE} is LOW, the contents of the 8 flip-flops are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance OFF-state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

The "374" is functionally identical to the "534", but has non-inverting outputs.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25$ °C; $t_r = t_f = 2.0$ ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay CP to Q_n	$C_L = 50$ pF $V_{CC} = 3.3$ V	3.2	ns
f_{max}	maximum clock frequency		350	MHz
C_i	input capacitance		3.0	pF
C_{PD}	power dissipation capacitance per flip-flop	notes 1 and 2	28	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
2. The condition is $V_i = \text{GND to } V_{CC}$.

ORDERING INFORMATION






TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74HL33374D	24	SO	plastic	SO24/SOT137A
74HL33374DB	24	SSOP	plastic	SSOP24/SOT340

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4, 9, 10, 11, 12	Q_0 to Q_7	data outputs
5, 6, 7, 8	GND	ground (0 V)
13	CP	clock input
23, 22, 21, 20, 17, 16, 15, 14	D_0 to D_7	data inputs
18, 19	V_{CC}	positive supply voltage
24	\overline{OE}	output enable input (active LOW)

Octal D-type flip-flop; positive edge-trigger; 3-state

74HL33374



Octal D-type flip-flop; positive edge-trigger; 3-state

74HL33374

FUNCTION TABLE

OPERATING MODES	INPUTS			OUTPUTS
	\overline{OE}	CP	D_n	Q_0 to Q_7
load and read register	L	↑	l	L
	L	↑	h	H
load register and disable outputs	H	↑	l	Z
	H	↑	h	Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition

Z = high impedance OFF-state

↑ = LOW-to-HIGH CP transition

DC characteristics for 74HL33374

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".

 I_{CC} category: MSI

AC characteristics for 74HL33374




GND = 0 V; $t_r = t_f = 2.0$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)				UNIT	TEST CONDITIONS	
		+25		-40 to +85			V_{CC} (V)	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	propagation delay CP to Q_n	-	17.2	-	18.9	ns	1.2	Fig.6
		-	6.4	-	7.0		2.0	
		-	4.3	-	4.8		3.0	
t_{PZH}/t_{PZL}	3-state output enable time \overline{OE} to Q_n	-	18.4	-	20.0	ns	1.2	Fig.7
		-	6.9	-	7.5		2.0	
		-	4.6	-	5.0		3.0	
t_{PHZ}/t_{PLZ}	3-state output disable time \overline{OE} to Q_n	-	18.8	-	20.2	ns	1.2	Fig.7
		-	7.0	-	7.6		2.0	
		-	4.7	-	5.1		3.0	
t_w	CP pulse width HIGH or LOW	3.0	-	3.8	-	ns	2.0	Fig.6
		2.0	-	2.5	-		3.0	
t_{su}	set-up time D_n to CP	2.0	-	2.2	-	ns	1.2	Fig.8
		0.8	-	0.9	-		2.0	
		0.5	-	0.6	-		3.0	
t_h	hold time D_n to CP	2.0	-	2.2	-	ns	1.2	Fig.8
		0.8	-	0.9	-		2.0	
		0.5	-	0.6	-		3.0	
f_{max}	maximum clock pulse frequency	166	-	135	-	MHz	2.0	Fig.6
		250	-	200	-		3.0	

Octal D-type flip-flop; positive edge-trigger; 3-state

74HL33374

AC WAVEFORMS



- Notes:**
- (1) $V_M = 0.6 V$ at $V_{CC} = 1.2 V$.
 $V_M = 1.0 V$ at $V_{CC} = 2.0 V$.
 $V_M = 1.5 V$ at $V_{CC} = 3.0 V$.
 - (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-state output load.

Octal D-type transparent latch; 3-state; inverting

74HL33533

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ± 0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- 3-state outputs
- Direct interface with TTL levels
- 5 V to 3.3 V level shifting

DESCRIPTION

The 74HL33533 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable (\overline{OE}) are common to all internal latches.

The "533" consists of eight D-type transparent latches with 3-state inverting outputs. When LE is HIGH, data at the D_n inputs enter the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When \overline{OE} is LOW, the contents of the eight latches are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance OFF-state. Operation of the \overline{OE} input does not affect the state of the latches.

The "533" is functionally identical to the "373", but the "373" has non-inverted outputs.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25\text{ }^\circ\text{C}$; $t_r = t_f = 2.0\text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay D_n to \overline{Q}_n ; LE to \overline{Q}_n	$C_L = 50\text{ pF}$ $V_{CC} = 3.3\text{ V}$	3.0 3.0	ns
C_i	input capacitance		3.0	pF
C_{PD}	power dissipation capacitance per latch	notes 1 and 2	25	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
2. The condition is $V_i = \text{GND to } V_{CC}$.

ORDERING INFORMATION






TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74HL33533D	24	SO	plastic	SO24/SOT137A
74HL33533DB	24	SSOP	plastic	SSOP24/SOT340

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4, 9, 10, 11, 12	\overline{Q}_0 to \overline{Q}_7	data outputs
5, 6, 7, 8	GND	ground (0 V)
13	LE	latch enable
23, 22, 21, 20, 17, 16, 15, 14	D_0 to D_7	data inputs
18, 19	V_{CC}	positive supply voltage
24	\overline{OE}	output enable input (active LOW)

Octal D-type transparent latch; 3-state; inverting

74HL33533



Octal D-type transparent latch; 3-state; inverting

74HL33533

FUNCTION TABLE

OPERATING MODES	INPUTS			OUTPUTS
	\overline{OE}	LE	D_n	\overline{Q}_0 to \overline{Q}_7
enable and read register (transparent mode)	L	H	L	H
	L	H	H	L
latch and read register	L	L	l	H
	L	L	h	L
latch register and disable outputs	H	X	X	Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition

X = don't care

Z = high impedance OFF-state

DC characteristics for 74HL33533

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".

 I_{CC} category: MSI

AC characteristics for 74HL33533

GND = 0 V; $t_r = t_f = 2.0$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)				UNIT	TEST CONDITIONS	
		+25		-40 to +85			V_{CC} (V)	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	propagation delay D_n to \overline{Q}_n	-	16.0	-	17.6	ns	1.2	Fig.6
		-	6.0	-	6.6		2.0	
		-	4.0	-	4.4		3.0	
t_{PHL}/t_{PLH}	propagation delay LE to \overline{Q}_n	-	17.6	-	19.2	ns	1.2	Fig.7
		-	6.6	-	7.2		2.0	
		-	4.4	-	4.8		3.0	
t_{PZH}/t_{PZL}	3-state output enable time \overline{OE} to \overline{Q}_n	-	18.4	-	20.0	ns	1.2	Fig.8
		-	6.9	-	7.5		2.0	
		-	4.6	-	5.0		3.0	
t_{PHZ}/t_{PLZ}	3-state output disable time \overline{OE} to \overline{Q}_n	-	18.8	-	20.2	ns	1.2	Fig.8
		-	7.0	-	7.6		2.0	
		-	4.7	-	5.1		3.0	
t_w	LE pulse width HIGH	3.0	-	3.8	-	ns	2.0	Fig.7
		2.0	-	2.5	-		3.0	
t_{su}	set-up time D_n to LE	2.0	-	2.2	-	ns	1.2	Fig.9
		0.8	-	0.9	-		2.0	
		0.5	-	0.6	-		3.0	
t_h	hold time D_n to LE	2.0	-	2.2	-	ns	1.2	Fig.9
		0.8	-	0.9	-		2.0	
		0.5	-	0.6	-		3.0	

AC WAVEFORMS




Fig.6 Waveforms showing the input (D_n) to output (\bar{Q}_n) propagation delays and the output transition times.




Fig.7 Waveforms showing the latch enable input (LE) pulse width, the latch enable input to output (\bar{Q}_n) propagation delays and the output transition times.




Fig.8 Waveforms showing the 3-state enable and disable times




Fig.9 Waveforms showing the data set-up and hold times for th D_n input to the LE input.

Note to Fig.9:

The shaded areas indicate when the input is permitted to change for predictable output performance.

- Notes: (1) $V_M = 0.6 V$ at $V_{CC} = 1.2 V$.
 $V_M = 1.0 V$ at $V_{CC} = 2.0 V$.
 $V_M = 1.5 V$ at $V_{CC} = 3.0 V$.
 (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-state output load.

Octal D-type flip-flop; positive edge-trigger; 3-state;inverting

74HL33534

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ± 0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- 3-state inverting outputs
- Direct interface with TTL levels
- 5 V to 3.3 V level shifting

DESCRIPTION

The 74HL33534 is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A clock (CP) input and an output enable (\overline{OE}) are common to all flip-flops.

The 8 flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH CP transition.

When \overline{OE} is LOW, the contents of the 8 flip-flops are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance OFF-state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

The "534" is functionally identical to the "374", but has inverting outputs.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25\text{ }^\circ\text{C}$; $t_r = t_f = 2.0\text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay CP to \overline{Q}_n	$C_L = 50\text{ pF}$ $V_{CC} = 3.3\text{ V}$	3.2	ns
f_{max}	maximum clock frequency		350	MHz
C_I	input capacitance		3.0	pF
C_{PD}	power dissipation capacitance per flip-flop	notes 1 and 2	28	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
2. The condition is $V_i = \text{GND to } V_{CC}$.

ORDERING INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74HL33534D	24	SO	plastic	SO24/SOT137A
74HL33534DB	24	SSOP	plastic	SSOP24/SOT340

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4, 9, 10, 11, 12	\overline{Q}_0 to \overline{Q}_7	data outputs
5, 6, 7, 8	GND	ground (0 V)
13	CP	clock input
23, 22, 21, 20, 17, 16, 15, 14	D_0 to D_7	data inputs
18, 19	V_{CC}	positive supply voltage
24	\overline{OE}	output enable input (active LOW)

Octal D-type flip-flop; positive edge-trigger;
3-state;inverting

74HL33534




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC logic symbol.




Fig.4 Functional diagram.




Fig.5 Logic diagram.

Octal D-type flip-flop; positive edge-trigger; 3-state;inverting

74HL33534

FUNCTION TABLE

OPERATING MODES	INPUTS			OUTPUTS
	\overline{OE}	CP	D_n	\overline{Q}_0 to \overline{Q}_7
load and read register	L L	↑ ↑	l h	H L
load register and disable outputs	H H	↑ ↑	l h	Z Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition

Z = high impedance OFF-state

↑ = LOW-to-HIGH CP transition

DC characteristics for 74HL33534

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".




 I_{CC} category: MSI**AC characteristics for 74HL33534**GND = 0 V; $t_r = t_f = 2.0$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)				UNIT	TEST CONDITIONS	
		+25		-40 to +85			V_{CC} (V)	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	propagation delay CP to \overline{Q}_n	-	17.2	-	18.9	ns	1.2 2.0 3.0	Fig.6
t_{PZH}/t_{PZL}	3-state output enable time \overline{OE} to \overline{Q}_n	-	18.4	-	20.0	ns	1.2 2.0 3.0	Fig.7
t_{PHZ}/t_{PLZ}	3-state output disable time \overline{OE} to \overline{Q}_n	-	18.8	-	20.2	ns	1.2 2.0 3.0	Fig.7
t_w	CP pulse width HIGH or LOW	3.0 2.0	-	3.8 2.5	-	ns	2.0 3.0	Fig.6
t_{su}	set-up time D_n to CP	2.0 0.8 0.5	-	2.2 0.9 0.6	-	ns	1.2 2.0 3.0	Fig.8
t_h	hold time D_n to CP	2.0 0.8 0.5	-	2.2 0.9 0.6	-	ns	1.2 2.0 3.0	Fig.8
f_{max}	maximum clock pulse frequency	166 250	-	135 200	-	MHz	2.0 3.0	Fig.6

Octal D-type flip-flop; positive edge-trigger;
3-state;inverting

74HL33534

AC WAVEFORMS



- Notes:**
- (1) $V_M = 0.6 V$ at $V_{CC} = 1.2 V$.
 $V_M = 1.0 V$ at $V_{CC} = 2.0 V$.
 $V_M = 1.5 V$ at $V_{CC} = 3.0 V$.
 - (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-state output load.

Octal transceiver with dual enable; 3-state; inverting

74HL33620

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ± 0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- Inverting 3-state outputs
- Direct interface with TTL levels

DESCRIPTION

The 74HL33620 is a high-performance, low-power, low-voltage, Si-gate CMOS device superior to most advanced CMOS compatible TTL families.

The 74HL33620 is an octal transceiver featuring inverting 3-state bus compatible outputs in both send and receive directions.

This octal bus transceiver is designed for asynchronous two-way communication between data buses. The control function implementation allows maximum flexibility in timing. This device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic levels at the enable inputs (\overline{OE}_{AB} , \overline{OE}_{BA}). The enable inputs can be used to disable the device so that the buses are effectively isolated. The dual enable function configuration gives this transceiver the capability to store data by simultaneous enabling of \overline{OE}_{AB} and \overline{OE}_{BA} . Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of the bus lines are at high impedance OFF-state, both sets of bus lines will remain at their last states. The 8-bit codes appearing on the two sets of buses will be complementary. The "620" is identical to the "623" but has inverting outputs.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $t_r = t_f = 2.0\text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay A_n to B_n ; B_n to A_n	$C_L = 50\text{ pF}$ $V_{CC} = 3.3\text{ V}$	2.2	ns
C_I	input capacitance		3.0	pF
C_{PD}	power dissipation capacitance per buffer	notes 1 and 2	35	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
2. The condition is $V_I = \text{GND to } V_{CC}$.

ORDERING INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74HL33620D	24	SO	plastic	SO24/SOT137A
74HL33620DB	24	SSOP	plastic	SSOP24/SOT340

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4, 9, 10, 11, 12	A_0 to A_7	data inputs/outputs
5, 6, 7, 8	GND	ground (0 V)
13	\overline{OE}_{BA}	output enable input (active LOW)
14, 15, 16, 17, 20, 21, 22, 23	B_7 to B_0	data inputs/outputs
18, 19	V_{CC}	positive supply voltage
24	\overline{OE}_{AB}	output enable input (active HIGH)

Octal transceiver with dual enable; 3-state; inverting

74HL33620




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC logic symbol.

FUNCTION TABLE

ENABLE INPUTS		OPERATION
OE _{AB}	OE _{BA}	
L	L	\bar{B} data to A bus
H	H	\bar{A} data to B bus
L	H	Z
H	L	\bar{B} data to A bus, \bar{A} data to B bus

H = HIGH voltage level
 L = LOW voltage level
 Z = high impedance OFF-state

Octal transceiver with dual enable; 3-state; inverting

74HL33620

DC characteristics for 74HL33620

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".





 I_{CC} category: MSI**AC characteristics for 74HL33620**GND = 0 V; $t_r = t_f = 2.0$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)				UNIT	TEST CONDITIONS	
		+25		-40 to +85			V_{CC} (V)	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	propagation delay	-	14.0	-	16.0	ns	1.2 2.0 3.0	Fig. 4
	A_n to B_n ;	-	5.3	-	6.0			
	B_n to A_n	-	3.5	-	4.0			
t_{PZH}/t_{PZL}	3-state output enable time	-	13.1	-	14.3	ns	1.2 2.0 3.0	Fig. 5, 6
	OE_{AB} to B_n	-	5.7	-	6.1			
		-	4.2	-	4.5			
t_{PHZ}/t_{PLZ}	3-state output disable time	-	14.3	-	15.5	ns	1.2 2.0 3.0	Fig. 5, 6
	OE_{AB} to B_n	-	6.1	-	6.6			
		-	4.5	-	4.8			
t_{PZH}/t_{PZL}	3-state output enable time	-	12.3	-	13.5	ns	1.2 2.0 3.0	Fig. 5, 6
	OE_{BA} to A_n	-	5.4	-	5.8			
		-	4.0	-	4.3			
t_{PHZ}/t_{PLZ}	3-state output disable time	-	12.3	-	13.9	ns	1.2 2.0 3.0	Fig. 5, 6
	OE_{BA} to A_n	-	5.4	-	6.0			
		-	4.0	-	4.3			

Octal transceiver with dual enable; 3-state; inverting

74HL33620

AC WAVEFORMS



- Notes:
- (1) $V_M = 0.6$ V at $V_{CC} = 1.2$ V.
 $V_M = 1.0$ V at $V_{CC} = 2.0$ V.
 $V_M = 1.5$ V at $V_{CC} = 3.0$ V.
 - (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-state output load.

Octal transceiver with dual enable; 3-state

74HL33623

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ± 0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- Non-inverting 3-state outputs
- Direct interface with TTL levels

DESCRIPTION

The 74HL33623 is a high-performance, low-power, low-voltage, Si-gate CMOS device superior to most advanced CMOS compatible TTL families.

The 74HL33623 is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions.

This octal bus transceiver is designed for asynchronous two-way communication between data buses. The control function implementation allows maximum flexibility in timing. This device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic levels at the enable inputs (OE_{AB} , OE_{BA}). The enable inputs can be used to disable the device so that the buses are effectively isolated. The dual enable function configuration gives this transceiver the capability to store data by simultaneous enabling of OE_{AB} and OE_{BA} . Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of the bus lines are at high impedance OFF-state, both sets of bus lines will remain at their last states. The 8-bit codes appearing on the two sets of buses will be identical. The "623" is identical to the "620" but has true (non-inverting) outputs.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $t_r = t_f = 2.0\text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay A_n to B_n ; B_n to A_n	$C_L = 50\text{ pF}$ $V_{CC} = 3.3\text{ V}$	2.2	ns
C_I	input capacitance		3.0	pF
C_{PD}	power dissipation capacitance per buffer	notes 1 and 2	35	pF

Notes to the quick reference data

- C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$$
 where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
- The condition is $V_I = \text{GND to } V_{CC}$.

ORDERING INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74HL33623D	24	SO	plastic	SO24/SOT137A
74HL33623DB	24	SSOP	plastic	SSOP24/SOT340

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4, 9, 10, 11, 12	A_0 to A_7	data inputs/outputs
5, 6, 7, 8	GND	ground (0 V)
13	\overline{OE}_{BA}	output enable input (active LOW)
14, 15, 16, 17, 20, 21, 22, 23	B_7 to B_0	data inputs/outputs
18, 19	V_{CC}	positive supply voltage
24	OE_{AB}	output enable input (active HIGH)

Octal transceiver with dual enable; 3-state

74HL33623




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC logic symbol.

FUNCTION TABLE

ENABLE INPUTS		OPERATION
OE_{AB}	\overline{OE}_{BA}	
L	L	B data to A bus
H	H	A data to B bus
L	H	Z
H	L	B data to A bus, A data to B bus

H = HIGH voltage level
 L = LOW voltage level
 Z = high impedance OFF-state

Octal transceiver with dual enable; 3-state

74HL33623

DC characteristics for 74HL33623

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".

 I_{CC} category: MSI**AC characteristics for 74HL33623**GND = 0 V; $t_r = t_f = 2.0$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)				UNIT	TEST CONDITIONS	
		+25		-40 to +85			V_{CC} (V)	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	propagation delay	-	14.0	-	16.0	ns	1.2 2.0 3.0	Fig. 4
	A_n to B_n ;	-	5.3	-	6.0			
	B_n to A_n	-	3.5	-	4.0			
t_{PZH}/t_{PZL}	3-state output enable time	-	13.1	-	14.3	ns	1.2 2.0 3.0	Fig. 5, 6
	OE_{AB} to B_n	-	5.7	-	6.1			
		-	4.2	-	4.5			
t_{PHZ}/t_{PLZ}	3-state output disable time	-	14.3	-	15.5	ns	1.2 2.0 3.0	Fig. 5, 6
	OE_{AB} to B_n	-	6.1	-	6.6			
		-	4.5	-	4.8			
t_{PZH}/t_{PZL}	3-state output enable time	-	12.3	-	13.5	ns	1.2 2.0 3.0	Fig. 5, 6
	\overline{OE}_{BA} to A_n	-	5.4	-	5.8			
		-	4.0	-	4.3			
t_{PHZ}/t_{PLZ}	3-state output disable time	-	12.3	-	13.9	ns	1.2 2.0 3.0	Fig. 5, 6
	\overline{OE}_{BA} to A_n	-	5.4	-	6.0			
		-	4.0	-	4.3			

Octal transceiver with dual enable; 3-state

74HL33623

AC WAVEFORMS




Fig. 4 Waveforms showing the input (A_n, B_n) to output (B_n, A_n) propagation delays and the output transition times.




Fig.5 Waveforms showing the 3-state enable and disable times for OE_{AB} input.




Fig.6 Waveforms showing the 3-state enable and disable times for OE_{BA} input.




Fig.7 Test conditions: Load circuitry for enable / disable times; switch set to 6 V for t_{PLZ}/t_{PZL} , switch set to GND for t_{PHZ}/t_{PZH} otherwise do not connect.

- Notes: (1) $V_M = 0.6 V$ at $V_{CC} = 1.2 V$.
 $V_M = 1.0 V$ at $V_{CC} = 2.0 V$.
 $V_M = 1.5 V$ at $V_{CC} = 3.0 V$.
 (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-state output load.

Octal transceiver with direction pin; 3-state; inverting

74HL33640

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V \pm 0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- Inverting 3-state outputs
- Direct interface with TTL levels

DESCRIPTION

The 74HL33640 is a high-performance, low-power, low-voltage, Si-gate CMOS device superior to most advanced CMOS compatible TTL families.

The 74HL33640 is an octal transceiver featuring inverting 3-state bus compatible outputs in both send and receive directions. The "640" features an output enable (\overline{OE}) input for easy cascading and a send/receive (DIR) input for direction control. \overline{OE} controls the outputs so that the buses are effectively isolated.

The "640" is identical to the "245" but has inverting outputs.

FUNCTION TABLE

INPUTS		INPUTS/OUTPUT	
\overline{OE}	DIR	A_n	B_n
L	L	$A = \overline{B}$	inputs
L	H	inputs	$B = \overline{A}$
H	X	Z	Z

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25\text{ }^\circ\text{C}$; $t_r = t_f = 2.0\text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay A_n to B_n ; B_n to A_n	$C_L = 50\text{ pF}$ $V_{CC} = 3.3\text{ V}$	2.2	ns
C_I	input capacitance		3.0	pF
C_{PD}	power dissipation capacitance per buffer	notes 1 and 2	35	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
2. The condition is $V_i = \text{GND to } V_{CC}$.

ORDERING INFORMATION




TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74HL33640D	24	SO	plastic	SO24/SOT137A
74HL33640DB	24	SSOP	plastic	SSOP24/SOT340

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4, 9, 10, 11, 12	A_0 to A_7	data inputs/outputs
5, 6, 7, 8	GND	ground (0 V)
13	\overline{OE}	output enable input (active LOW)
14, 15, 16, 17, 20, 21, 22, 23	B_7 to B_0	data inputs/outputs
18, 19	V_{CC}	positive supply voltage
24	DIR	direction control

Octal transceiver with direction pin; 3-state;
inverting

74HL33640



Octal transceiver with direction pin; 3-state; inverting

74HL33640

DC characteristics for 74HL33640

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".




 I_{CC} category: MSI**AC characteristics for 74HL33640**GND = 0 V; $t_r = t_f = 2.0$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)				UNIT	TEST CONDITIONS	
		+25		-40 to +85			V_{CC} (V)	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	propagation delay	-	14.0	-	16.0	ns	1.2 2.0 3.0	Fig. 4
	A_n to B_n ;	-	5.3	-	6.0			
	B_n to A_n	-	3.5	-	4.0			
t_{PZH}/t_{PZL}	3-state output enable time	-	17.8	-	20.7	ns	1.2 2.0 3.0	Fig. 5, 6
	\overline{OE} to A_n ;	-	7.5	-	8.5			
	\overline{OE} to B_n	-	5.4	-	6.1			
t_{PHZ}/t_{PLZ}	3-state output disable time	-	15.0	-	16.7	ns	1.2 2.0 3.0	Fig. 5, 6
	\overline{OE} to A_n ;	-	6.4	-	7.0			
	\overline{OE} to B_n	-	4.7	-	5.1			
t_{PZH}/t_{PZL}	3-state output enable time	-	21.4	-	23.5	ns	1.2 2.0 3.0	Fig. 5, 6
	DIR to A_n ;	-	8.8	-	9.6			
	DIR to B_n	-	6.3	-	6.8			
t_{PHZ}/t_{PLZ}	3-state output disable time	-	17.4	-	19.0	ns	1.2 2.0 3.0	Fig. 5, 6
	DIR to A_n ;	-	7.3	-	7.9			
	DIR to B_n	-	5.3	-	5.7			

Octal transceiver with direction pin; 3-state;
inverting

74HL33640

AC WAVEFORMS



- Notes:
- (1) $V_M = 0.6 \text{ V}$ at $V_{CC} = 1.2 \text{ V}$.
 $V_M = 1.0 \text{ V}$ at $V_{CC} = 2.0 \text{ V}$.
 $V_M = 1.5 \text{ V}$ at $V_{CC} = 3.0 \text{ V}$.
 - (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-state output load.

Octal bus transceiver/register; 3-state

74HL33646

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ±0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- 3-state outputs
- Direct interface with TTL levels

DESCRIPTION

The 74HL33646 consist of 8 non-inverting bus transceiver circuits with 3-state outputs, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the internal registers. Data on the 'A' or 'B' bus will be clocked in the internal registers, as the appropriate clock (CP_{AB} or CP_{BA}) goes to a HIGH logic level. Output enable (\overline{OE}) and direction (DIR) inputs are provided to control the transceiver function. In the transceiver mode, data present at the high-impedance port may be stored in either the 'A' or 'B' register, or in both. The select source inputs (S_{AB} and S_{BA}) can multiplex stored and real-time (transparent mode) data. The direction (DIR) input determines which bus will receive data when \overline{OE} is active (LOW). In the isolation mode (\overline{OE} = HIGH), 'A' data may be stored in the 'B' register and/or 'B' data may be stored in the 'A' register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, 'A' or 'B' may be driven at a time.

The '646' is functionally identical to the '648', but has non-inverting data paths.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 2.0 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay A _n , B _n to B _n , A _n	C _L = 50 pF V _{CC} = 3.3 V	3.2	ns
f _{max}	maximum clock frequency		350	MHz
C _I	input capacitance		3.0	pF
C _{PD}	power dissipation capacitance per latch	notes 1 and 2	35	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
2. The condition is V_I = GND to V_{CC}.

ORDERING INFORMATION





TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74HL33646D	28	SO	plastic	SO28/SOT136A
74HL33646DB	28	SSOP	plastic	SSOP28/SOT341

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1	\overline{OE}	output enable input (active LOW)
2, 3, 4, 5, 10, 11, 12, 13	A ₀ to A ₇	'A' data inputs/outputs
6, 7, 8, 9	GND	ground (0 V)
14	DIR	direction control input
15	S _{BA}	select 'B' to 'A' source input
16	CP _{BA}	'B' to 'A' clock input (Low-to-High, edge-triggered)
26, 25, 24, 23, 20, 19, 18, 17	B ₀ to B ₇	'B' data inputs/outputs
21, 22	V _{CC}	positive supply voltage
27	S _{AB}	select 'A' to 'B' source input
28	CP _{AB}	'A' to 'B' clock input (Low-to-High, edge-triggered)

Octal bus transceiver/register; 3-state

74HL33646



Octal bus transceiver/register; 3-state

74HL33646

FUNCTION TABLE

INPUTS						DATA I/O *		FUNCTION
\overline{OE}	DIR	CP _{AB}	CP _{BA}	S _{AB}	S _{BA}	A ₀ to A ₇	B ₀ to B ₇	
X	X	↑	X	X	X	input	un*	store A, B unspecified*
X	X	X	↑	X	X	un*	input	store B, A unspecified*
H	X	↑	↑	X	X	input	input	store A and B data, isolation hold storage
H	X	H or L	H or L	X	X			
L	L	X	X	X	L	output	input	real-time B data to A bus stored B data to A bus
L	L	X	H or L	X	H			
L	H	X	X	L	X	input	output	real-time A data to B bus stored A data to B bus
L	H	H or L	X	H	X			

* The data output functions may be enabled or disabled by various signals at the \overline{OE} and DIR inputs. Data input functions are always enabled, i.e., data at

the bus inputs will be stored on every LOW-to-HIGH transition on the clock inputs.

un = unspecified
 H = HIGH voltage level
 L = LOW voltage level
 X = don't care
 ↑ = LOW-to-HIGH level transition

Octal bus transceiver/register; 3-state

74HL33646

DC characteristics for 74HL33646

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".

 I_{CC} category: MSI**AC characteristics for 74HL33646**GND = 0 V; $t_r = t_f = 2.0$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)				UNIT	TEST CONDITIONS	
		+25		-40 to +85			V_{CC} (V)	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	propagation delay A_n, B_n to B_n, A_n	-	18.0	-	20.8	ns	1.2	Fig.6
		-	6.8	-	7.8		2.0	
		-	4.5	-	5.2		3.0	
t_{PHL}/t_{PLH}	propagation delay CP_{AB}, CP_{BA} to B_n, A_n	-	22.8	-	26.4	ns	1.2	Fig.7
		-	8.6	-	9.9		2.0	
		-	5.7	-	6.6		3.0	
t_{PHL}/t_{PLH}	propagation delay S_{AB}, S_{BA} to B_n, A_n	-	23.2	-	26.8	ns	1.2	Fig.8
		-	8.6	-	10.1		2.0	
		-	5.8	-	6.7		3.0	
t_{PZH}/t_{PZL}	3-state output enable time OE to A_n, B_n	-	17.8	-	20.7	ns	1.2	Fig.9
		-	7.5	-	8.5		2.0	
		-	5.4	-	6.5		3.0	
t_{PHZ}/t_{PLZ}	3-state output disable time OE to A_n, B_n	-	15.0	-	16.7	ns	1.2	Fig.9
		-	6.4	-	7.0		2.0	
		-	4.7	-	5.1		3.0	
t_{PZH}/t_{PZL}	3-state output enable time DIR to A_n, B_n	-	21.4	-	23.5	ns	1.2	Fig.10
		-	8.8	-	9.6		2.0	
		-	6.3	-	6.8		3.0	
t_{PHZ}/t_{PLZ}	3-state output disable time DIR to A_n, B_n	-	17.4	-	19.0	ns	1.2	Fig.10
		-	7.3	-	7.9		2.0	
		-	5.3	-	5.7		3.0	
t_w	clock pulse width HIGH or LOW CP_{AB} or CP_{BA}	3.0	-	3.7	-	ns	2.0	Figs 6 and 8
		3.0	-	2.5	-		3.0	
t_{su}	set-up time A_n, B_n to CP_{AB}, CP_{BA}	-	-	-	-	ns	1.2	Fig.7
		0.5	-	0.5	-		2.0	
t_h	hold time A_n, B_n to CP_{AB}, CP_{BA}	-	-	-	-	ns	1.2	Fig.7
		0.5	-	0.5	-		2.0	
f_{max}	maximum clock pulse frequency	166	-	135	-	ns	2.0	Fig.7
		250	-	200	-		3.0	

Octal bus transceiver/register; 3-state

74HL33646

AC WAVEFORMS




Fig.6 Waveforms showing the input A_n, B_n to output B_n, A_n propagation delays and the output transition times.




Fig.7 Waveforms showing the A_n, B_n to CP_{AB}, CP_{BA} set-up and hold times, clock CP_{AB}, CP_{BA} pulse width, maximum clock pulse frequency and the CP_{AB}, CP_{BA} to output B_n, A_n propagation delays.




Fig.8 Waveforms showing the input S_{AB}, S_{BA} to output B_n, A_n propagation delay times and output transition times.





Fig.9 Waveforms showing the input OE to output A_n, B_n 3-state enable and disable times.

- Notes: (1) V_M = 0.6 V at V_{CC} = 1.2 V.
 V_M = 1.0 V at V_{CC} = 2.0 V.
 V_M = 1.5 V at V_{CC} = 3.0 V.
 (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-state output load.

Octal bus transceiver/register; 3-state

74HL33646

AC WAVEFORMS (Continued)




- Notes: (1) $V_M = 0.6 \text{ V}$ at $V_{CC} = 1.2 \text{ V}$.
 $V_M = 1.0 \text{ V}$ at $V_{CC} = 2.0 \text{ V}$.
 $V_M = 1.5 \text{ V}$ at $V_{CC} = 3.0 \text{ V}$.
- (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-state output load.

Octal bus transceiver/register; 3-state

74HL33646


APPLICATION INFORMATION

Real-time transfer; bus B to bus A




(1)	(14)	(28)	(16)	(27)	(15)
\overline{OE}	DIR	CP _{AB}	CP _{BA}	S _{AB}	S _{BA}
L	L	X	X	X	L

Real-time transfer; bus A to bus B




(1)	(14)	(28)	(16)	(27)	(15)
\overline{OE}	DIR	CP _{AB}	CP _{BA}	S _{AB}	S _{BA}
L	H	X	X	L	X

Storage from A, B or A and B



(1)	(14)	(28)	(16)	(27)	(15)
\overline{OE}	DIR	CP _{AB}	CP _{BA}	S _{AB}	S _{BA}
X	X	↑	X	X	X
X	X	X	↑	X	X
H	X	↑	↑	X	X

Transfer storage data to A or B



(1)	(14)	(28)	(16)	(27)	(15)
\overline{OE}	DIR	CP _{AB}	CP _{BA}	S _{AB}	S _{BA}
L	L	X	H or L	X	H
L	H	H or L	X	H	X

Octal bus transceiver/register; 3-state; inverting

74HL33648

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ± 0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- 3-state outputs
- Direct interface with TTL levels

DESCRIPTION

The 74HL33648 consist of 8 inverting bus transceiver circuits with 3-state outputs, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the internal registers. Data on the 'A' or 'B' bus will be clocked in the internal registers, as the appropriate clock (CP_{AB} or CP_{BA}) goes to a HIGH logic level. Output enable (\overline{OE}) and direction (DIR) inputs are provided to control the transceiver function. In the transceiver mode, data present at the high-impedance port may be stored in either the 'A' or 'B' register, or in both. The select source inputs (S_{AB} and S_{BA}) can multiplex stored and real-time (transparent mode) data. The direction (DIR) input determines which bus will receive data when \overline{OE} is active (LOW). In the isolation mode ($\overline{OE} = \text{HIGH}$), \overline{A} data may be stored in the 'B' register and/or \overline{B} data may be stored in the 'A' register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, 'A' or 'B' may be driven at a time.

The '648' is functionally identical to the '646', but has inverting data paths.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 2.0 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay A _n , B _n to B _n , A _n	C _L = 50 pF V _{CC} = 3.3 V	3.4	ns
f _{max}	maximum clock frequency		350	MHz
C _i	input capacitance		3.0	pF
C _{PD}	power dissipation capacitance per latch	notes 1 and 2	35	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
2. The condition is V_i = GND to V_{CC}.

ORDERING INFORMATION





TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74HL33648D	28	SO	plastic	SO28/SOT136A
74HL33648DB	28	SSOP	plastic	SSOP28/SOT341

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1	\overline{OE}	output enable input (active LOW)
2, 3, 4, 5, 10, 11, 12, 13	\overline{A}_0 to \overline{A}_7	'A' data inputs/outputs
6, 7, 8, 9	GND	ground (0 V)
14	DIR	direction control input
15	S _{BA}	select 'B' to 'A' source input
16	CP _{BA}	'B' to 'A' clock input (Low-to-High, edge-triggered)
26, 25, 24, 23, 20, 19, 18, 17	\overline{B}_0 to \overline{B}_7	'B' data inputs/outputs
21, 22	V _{CC}	positive supply voltage
27	S _{AB}	select 'A' to 'B' source input
28	CP _{AB}	'A' to 'B' clock input (Low-to-High, edge-triggered)

Octal bus transceiver/register; 3-state; inverting

74HL33648



Octal bus transceiver/register; 3-state; inverting

74HL33648




Fig.5 Logic diagram.

Octal bus transceiver/register; 3-state; inverting

74HL33648

FUNCTION TABLE

INPUTS						DATA I/O *		FUNCTION
\overline{OE}	DIR	CP_{AB}	CP_{BA}	S_{AB}	S_{BA}	\overline{A}_0 to \overline{A}_7	\overline{B}_0 to \overline{B}_7	
X	X	↑	X	X	X	input	un*	store A, B unspecified*
X	X	X	↑	X	X	un*	input	store B, A unspecified*
H	X	↑	↑	X	X	input	input	store A and B data, isolation hold storage
H	X	H or L	H or L	X	X			
L	L	X	X	X	L	output	input	real-time \overline{B} data to A bus
L	L	X	H or L	X	H			stored \overline{B} data to A bus
L	H	X	X	L	X	input	output	real-time \overline{A} data to B bus
L	H	H or L	X	H	X			stored \overline{A} data to B bus

* The data output functions may be enabled or disabled by various signals at the \overline{OE} and DIR inputs. Data input functions are always enabled, i.e., data at

the bus inputs will be stored on every LOW-to-HIGH transition on the clock inputs.

un = unspecified
 H = HIGH voltage level
 L = LOW voltage level
 X = don't care
 ↑ = LOW-to-HIGH level transition

Octal bus transceiver/register; 3-state; inverting

74HL33648

DC characteristics for 74HL33648

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".

 I_{CC} category: MSI**AC characteristics for 74HL33648**GND = 0 V; $t_r = t_f = 2.0$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)				UNIT	TEST CONDITIONS	
		+25		-40 to +85			V_{CC} (V)	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	propagation delay \bar{A}_n, \bar{B}_n to \bar{B}_n, \bar{A}_n	-	19.5	-	22.4	ns	1.2 2.0 3.0	Fig.6
		-	7.3	-	8.4			
		-	4.9	-	5.6			
t_{PHL}/t_{PLH}	propagation delay CP_{AB}, CP_{BA} to \bar{B}_n, \bar{A}_n	-	22.8	-	26.4	ns	1.2 2.0 3.0	Fig.7
		-	8.6	-	9.9			
		-	5.7	-	6.6			
t_{PHL}/t_{PLH}	propagation delay S_{AB}, S_{BA} to \bar{B}_n, \bar{A}_n	-	23.2	-	26.8	ns	1.2 2.0 3.0	Fig.8
		-	8.7	-	10.1			
		-	5.8	-	6.7			
t_{PZH}/t_{PZL}	3-state output enable time OE to \bar{A}_n, \bar{B}_n	-	17.8	-	20.7	ns	1.2 2.0 3.0	Fig.9
		-	7.5	-	8.5			
		-	5.4	-	6.5			
t_{PHZ}/t_{PLZ}	3-state output disable time OE to \bar{A}_n, \bar{B}_n	-	15.0	-	16.7	ns	1.2 2.0 3.0	Fig.9
		-	6.4	-	7.0			
		-	4.7	-	5.1			
t_{PZH}/t_{PZL}	3-state output enable time DIR to \bar{A}_n, \bar{B}_n	-	21.4	-	23.5	ns	1.2 2.0 3.0	Fig.10
		-	8.8	-	9.6			
		-	6.3	-	6.8			
t_{PHZ}/t_{PLZ}	3-state output disable time DIR to \bar{A}_n, \bar{B}_n	-	17.4	-	19.0	ns	1.2 2.0 3.0	Fig.10
		-	7.3	-	7.9			
		-	5.3	-	5.7			
t_w	clock pulse width HIGH or LOW CP_{AB} or CP_{BA}	3.0 2.0	- -	3.7 2.5	- -	ns	2.0 3.0	Figs 6 and 8
t_{su}	set-up time \bar{A}_n, \bar{B}_n to CP_{AB}, CP_{BA}		- -		- -	ns	1.2 2.0 3.0	Fig.7
		0.9	-	0.9	-			
t_h	hold time \bar{A}_n, \bar{B}_n to CP_{AB}, CP_{BA}		- -		- -	ns	1.2 2.0 3.0	Fig.7
		0.9	-	0.9	-			
f_{max}	maximum clock pulse frequency	166 250	- -	135 200	- -	ns	2.0 3.0	Fig.7

Octal bus transceiver/register; 3-state; inverting

74HL33648

AC WAVEFORMS




Fig.6 Waveforms showing the input A_n, B_n to output B_n, A_n propagation delays and the output transition times.




Fig.7 Waveforms showing the A_n, B_n to CP_{AB}, CP_{BA} set-up and hold times, clock CP_{AB}, CP_{BA} pulse width, maximum clock pulse frequency and the CP_{AB}, CP_{BA} to output B_n, A_n propagation delays.




Fig.8 Waveforms showing the input S_{AB}, S_{BA} to output B_n, A_n propagation delay times and output transition times.




Fig.9 Waveforms showing the input OE to output A_n, B_n 3-state enable and disable times.

- Notes:**
- (1) V_M = 0.6 V at V_{CC} = 1.2 V.
V_M = 1.0 V at V_{CC} = 2.0 V.
V_M = 1.5 V at V_{CC} = 3.0 V.
 - (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-state output load.

AC WAVEFORMS (Continued)




Fig.10 Waveforms showing the input DIR to output A_n, B_n 3-state enable and disable times.


- Notes: (1) V_M = 0.6 V at V_{CC} = 1.2 V.
 V_M = 1.0 V at V_{CC} = 2.0 V.
 V_M = 1.5 V at V_{CC} = 3.0 V.
 (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-state output load.

Octal bus transceiver/register; 3-state; inverting

74HL33648


APPLICATION INFORMATION

Real-time transfer; bus B to bus A




(1)	(14)	(28)	(16)	(27)	(15)
\overline{OE}	DIR	CP _{AB}	CP _{BA}	S _{AB}	S _{BA}
L	L	X	X	X	L

Real-time transfer; bus A to bus B




(1)	(14)	(28)	(16)	(27)	(15)
\overline{OE}	DIR	CP _{AB}	CP _{BA}	S _{AB}	S _{BA}
L	H	X	X	L	X

Storage from A, B or A and B



(1)	(14)	(28)	(16)	(27)	(15)
\overline{OE}	DIR	CP _{AB}	CP _{BA}	S _{AB}	S _{BA}
X	X	↑	X	X	X
X	X	X	↑	X	X
H	X	↑	↑	X	X

Transfer storage data to A or B



(1)	(14)	(28)	(16)	(27)	(15)
\overline{OE}	DIR	CP _{AB}	CP _{BA}	S _{AB}	S _{BA}
L	L	X	H or L	X	H
L	H	H or L	X	H	X

Octal transceiver/register with dual enable; 3-state; inverting

74HL33651

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ± 0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- 3-state outputs
- Direct interface with TTL levels

DESCRIPTION

The 74HL33651 consist of 8 inverting bus transceiver circuits with 3-state outputs, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Data on the "A" or "B" or both buses, will be stored in the internal registers, at the appropriate clock inputs (CP_{AB} or CP_{BA}) regardless of the select inputs (S_{AB} and S_{BA}) or output enable (OE_{AB} and OE_{BA}) control inputs. Depending on the select inputs S_{AB} and S_{BA} data can directly go from input to output (real time mode) or data can be controlled by the clock (storage mode), this is when the OE_n inputs this operating mode permits. The output enable inputs OE_{AB} and OE_{BA} determine the operation mode of the transceiver. When OE_{AB} is LOW, no data transmission from A_n to B_n is possible and when OE_{BA} is HIGH, there is no data transmission from B_n to A_n possible. When S_{AB} and S_{BA} are in the real time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OE_{AB} and OE_{BA}. In this configuration each output reinforces its input.

The '651' is functionally identical to the '652', but has inverting data paths.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 2.0 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay A _n , B _n to B _n , A _n	C _L = 50 pF V _{CC} = 3.3 V	3.4	ns
f _{max}	maximum clock frequency		350	MHz
C _I	input capacitance		3.0	pF
C _{PD}	power dissipation capacitance per latch	notes 1 and 2	35	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
2. The condition is V_I = GND to V_{CC}.

ORDERING INFORMATION





TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74HL33651D	28	SO	plastic	SO28/SOT136A
74HL33651DB	28	SSOP	plastic	SSOP28/SOT341

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1	OE _{AB}	output enable A to B input
2, 3, 4, 5, 10, 11, 12, 13	\bar{A}_0 to \bar{A}_7	'A' data inputs/outputs
6, 7, 8, 9	GND	ground (0 V)
14	\bar{OE}_{BA}	output enable B to A input (active LOW)
15	S _{BA}	select 'B' to 'A' source input
16	CP _{BA}	'B' to 'A' clock input (Low-to-High, edge-triggered)
26, 25, 24, 23, 20, 19, 18, 17	\bar{B}_0 to \bar{B}_7	'B' data inputs/outputs
21, 22	V _{CC}	positive supply voltage
27	S _{AB}	select 'A' to 'B' source input
28	CP _{AB}	'A' to 'B' clock input (Low-to-High, edge-triggered)


Octal transceiver/register with dual enable; 3-state; inverting

74HL33651



Octal transceiver/register with dual enable; 3-state; inverting

74HL33651



Octal transceiver/register with dual enable; 3-state;
inverting

74HL33651

FUNCTION TABLE

INPUTS						DATA I/O *		FUNCTION
OE _{AB}	OE _{BA}	CP _{AB}	CP _{BA}	S _{AB}	S _{BA}	A ₀ to A ₇	B ₀ to B ₇	
L L	H H	H or L ↑	H or L ↑	X X	X X	input	input	isolation store A and B data
X H	H H	↑ ↑	H or L ↑	X L	X X	input input	un* output	store A, hold B store A in both registers
L L	X L	H or L ↑	↑ ↑	X X	X L	un* output	input input	hold A, store B store B in both registers
L L	L L	X X	X H or L	X X	L H	output	input	real time B data to A bus stored B data to A bus
H H	H H	X H or L	X X	L H	X X	input	output	real-time A data to B bus stored A data to B bus
H	L	H or L	H or L	H	H	output	output	stored A data to B bus and stored B data to A bus

* The data output functions may be enabled or disabled by various signals at the OE_{AB} and OE_{BA} inputs. Data input functions are always enabled,

i.e., data at the bus inputs will be stored on every LOW-to-HIGH transition on the clock inputs.

un = unspecified
H = HIGH voltage level
L = LOW voltage level
X = don't care
↑ = LOW-to-HIGH level transition

Octal transceiver/register with dual enable; 3-state; inverting

74HL33651

DC characteristics for 74HL33651

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".

 I_{CC} category: MSI**AC characteristics for 74HL33651**GND = 0 V; $t_r = t_f = 2.0$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)				UNIT	TEST CONDITIONS	
		+25		-40 to +85			V_{CC} (V)	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	propagation delay $\overline{A}_n, \overline{B}_n$ to $\overline{B}_n, \overline{A}_n$	-	19.5	-	22.4	ns	1.2 2.0 3.0	Fig.6
		-	7.3	-	8.4			
		-	4.9	-	5.6			
t_{PHL}/t_{PLH}	propagation delay CP_{AB}, CP_{BA} to $\overline{B}_n, \overline{A}_n$	-	22.8	-	26.4	ns	1.2 2.0 3.0	Fig.7
		-	8.6	-	9.9			
		-	5.7	-	6.6			
t_{PHL}/t_{PLH}	propagation delay S_{AB}, S_{BA} to $\overline{B}_n, \overline{A}_n$	-	23.2	-	26.8	ns	1.2 2.0 3.0	Fig.8
		-	8.7	-	10.1			
		-	5.8	-	6.7			
t_{PZH}/t_{PZL}	3-state output enable time OE_{AB} to \overline{B}_n	-	13.1	-	14.3	ns	1.2 2.0 3.0	Fig.9
		-	5.7	-	6.1			
		-	4.2	-	4.5			
t_{PHZ}/t_{PLZ}	3-state output disable time OE_{AB} to \overline{B}_n	-	14.3	-	15.5	ns	1.2 2.0 3.0	Fig.9
		-	6.1	-	6.6			
		-	4.5	-	4.8			
t_{PZH}/t_{PZL}	3-state output enable time OE_{BA} to \overline{A}_n	-	12.3	-	13.5	ns	1.2 2.0 3.0	Fig.9
		-	5.4	-	5.8			
		-	4.0	-	4.3			
t_{PHZ}/t_{PLZ}	3-state output disable time OE_{BA} to \overline{A}_n	-	12.3	-	13.9	ns	1.2 2.0 3.0	Fig.9
		-	5.4	-	6.0			
		-	4.0	-	4.3			
t_w	clock pulse width HIGH or LOW CP_{AB} or CP_{BA}	2.0	-	2.5	-	ns	2.0 3.0	Figs 6 and 8
		-	-	-	-			
t_{su}	set-up time $\overline{A}_n, \overline{B}_n$ to CP_{AB}, CP_{BA}	-	-	-	-	ns	2.0 3.0	Fig.7
		0.9	-	0.9	-			
t_h	hold time $\overline{A}_n, \overline{B}_n$ to CP_{AB}, CP_{BA}	-	-	-	-	ns	2.0 3.0	Fig.7
		0.9	-	0.9	-			
f_{max}	maximum clock pulse frequency	166	-	135	-	MHz	2.0 3.0	Fig.7
		250	-	200	-			

Octal transceiver/register with dual enable; 3-state;
inverting

74HL33651

AC WAVEFORMS




Fig.6 Waveforms showing the input A_n, B_n to output B_n, A_n propagation delays and the output transition times.




Fig.7 Waveforms showing the A_n, B_n to CP_{AB}, CP_{BA} set-up and hold times, clock CP_{AB}, CP_{BA} pulse width, maximum clock pulse frequency and the CP_{AB}, CP_{BA} to output B_n, A_n propagation delays.




Fig.8 Waveforms showing the input S_{AB}, S_{BA} to output B_n, A_n propagation delay times and output transition times.




Fig.9 Waveforms showing the OE inputs (OE_{AB}, \bar{OE}_{BA}) to outputs A_n, B_n enable and disable times and the input rise and fall times.


- Notes:**
- (1) $V_M = 0.6 V$ at $V_{CC} = 1.2 V$.
 $V_M = 1.0 V$ at $V_{CC} = 2.0 V$.
 $V_M = 1.5 V$ at $V_{CC} = 3.0 V$.
 - (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-state output load.

Octal transceiver/register with dual enable; 3-state;
inverting

74HL33651


APPLICATION INFORMATION

Real-time transfer; bus B to bus A




OE_{AB} L
 OE_{BA} L
 CP_{AB} X
 CP_{BA} X
 S_{AB} X
 S_{BA} L

Real-time transfer; bus A to bus B




OE_{AB} L
 OE_{BA} H
 CP_{AB} X
 CP_{BA} X
 S_{AB} L
 S_{BA} X

Storage from A, B or A and B




OE_{AB} X
 OE_{BA} X
 CP_{AB} ↑
 CP_{BA} X
 S_{AB} X
 S_{BA} X
 X
 X
 X
 ↑
 ↑
 X
 X
 X

Transfer storage data to A or B




OE_{AB} L
 OE_{BA} L
 CP_{AB} X
 CP_{BA} H or L
 S_{AB} X
 S_{BA} H
 L
 H
 H or L
 X
 H
 X

Store bus A in both registers or store bus B in both registers



OE_{AB} H
 OE_{BA} H
 CP_{AB} ↑
 CP_{BA} ↑
 S_{AB} L
 S_{BA} X
 L
 L
 ↑
 ↑
 X
 X
 L

Isolation



OE_{AB} L
 OE_{BA} H
 CP_{AB} H or L
 CP_{BA} H or L
 S_{AB} X
 S_{BA} X
 L
 H
 H or L
 H or L
 X
 X

Octal transceiver/register with dual enable; 3-state;
inverting

74HL33651

Intentionally blank

Octal transceiver/register with dual enable; 3-state

74HL33652

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ± 0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- 3-state outputs
- Direct interface with TTL levels

DESCRIPTION

The 74HL33652 consist of 8 non-inverting bus transceiver circuits with 3-state outputs, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Data on the "A" or "B" or both buses, will be stored in the internal registers, at the appropriate clock inputs (CP_{AB} or CP_{BA}) regardless of the select inputs (S_{AB} and S_{BA}) or output enable (OE_{AB} and OE_{BA}) control inputs. Depending on the select inputs S_{AB} and S_{BA} data can directly go from input to output (real time mode) or data can be controlled by the clock (storage mode), this is when the OE_n inputs this operating mode permits. The output enable inputs OE_{AB} and OE_{BA} determine the operation mode of the transceiver. When OE_{AB} is LOW, no data transmission from A_n to B_n is possible and when OE_{BA} is HIGH, there is no data transmission from B_n to A_n possible. When S_{AB} and S_{BA} are in the real time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OE_{AB} and OE_{BA} . In this configuration each output reinforces its input.

The '652' is functionally identical to the '651', but has non-inverting data paths.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25$ °C; $t_r = t_f = 2.0$ ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay A_n, B_n to B_n, A_n	$C_L = 50$ pF $V_{CC} = 3.3$ V	3.2	ns
f_{max}	maximum clock frequency		350	MHz
C_i	input capacitance		3.0	pF
C_{PD}	power dissipation capacitance per latch	notes 1 and 2	35	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
2. The condition is $V_i = \text{GND to } V_{CC}$.

ORDERING INFORMATION





TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74HL33652D	28	SO	plastic	SO28/SOT136A
74HL33652DB	28	SSOP	plastic	SSOP28/SOT341

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1	OE_{AB}	output enable A to B input
2, 3, 4, 5, 10, 11, 12, 13	A_0 to A_7	'A' data inputs/outputs
6, 7, 8, 9	GND	ground (0 V)
14	\overline{OE}_{BA}	output enable B to A input (active LOW)
15	S_{BA}	select 'B' to 'A' source input
16	CP_{BA}	'B' to 'A' clock input (Low-to-High, edge-triggered)
26, 25, 24, 23, 20, 19, 18, 17	B_0 to B_7	'B' data inputs/outputs
21, 22	V_{CC}	positive supply voltage
27	S_{AB}	select 'A' to 'B' source input
28	CP_{AB}	'A' to 'B' clock input (Low-to-High, edge-triggered)


Octal transceiver/register with dual enable; 3-state

74HL33652



Octal transceiver/register with dual enable; 3-state

74HL33652



Octal transceiver/register with dual enable; 3-state

74HL33652

FUNCTION TABLE

INPUTS						DATA I/O *		FUNCTION
OE _{AB}	$\overline{\text{OE}}_{\text{BA}}$	CP _{AB}	CP _{BA}	S _{AB}	S _{BA}	A ₀ to A ₇	B ₀ to B ₇	
L	H	H or L	H or L	X	X	input	input	isolation store A and B data
X	H	↑	H or L	X	X	input	un*	store A, hold B
H	H	↑	↑	L	X	input	output	store A in both registers
L	X	H or L	↑	X	X	un*	input	hold A, store B
L	L	↑	↑	X	L	output	input	store B in both registers
L	L	X	X	X	L	output	input	real time B data to A bus stored B data to A bus
L	L	X	H or L	X	H	output	input	real time B data to A bus stored B data to A bus
H	H	X	X	L	X	input	output	real-time A data to B bus stored A data to B bus
H	H	H or L	X	H	X	input	output	real-time A data to B bus stored A data to B bus
H	L	H or L	H or L	H	H	output	output	stored A data to B bus and stored B data to A bus

* The data output functions may be enabled or disabled by various signals at the OE_{AB} and $\overline{\text{OE}}_{\text{BA}}$ inputs. Data input functions are always enabled,

i.e., data at the bus inputs will be stored on every LOW-to-HIGH transition on the clock inputs.

un = unspecified
 H = HIGH voltage level
 L = LOW voltage level
 X = don't care
 ↑ = LOW-to-HIGH level transition

Octal transceiver/register with dual enable; 3-state

74HL33652

DC characteristics for 74HL33652

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".

 I_{CC} category: MSI**AC characteristics for 74HL33652**GND = 0 V; $t_r = t_f = 2.0$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)				UNIT	TEST CONDITIONS	
		+25		-40 to +85			V_{CC} (V)	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	propagation delay A_n, B_n to B_n, A_n	–	18.0	–	20.8	ns	1.2 2.0 3.0	Fig.6
t_{PHL}/t_{PLH}	propagation delay CP_{AB}, CP_{BA} to B_n, A_n	–	22.8	–	26.4	ns	1.2 2.0 3.0	Fig.7
t_{PHL}/t_{PLH}	propagation delay S_{AB}, S_{BA} to B_n, A_n	–	23.2	–	26.8	ns	1.2 2.0 3.0	Fig.8
t_{PZH}/t_{PZL}	3-state output enable time OE_{AB} to B_n	–	13.1	–	14.3	ns	1.2 2.0 3.0	Fig.9
t_{PHZ}/t_{PLZ}	3-state output disable time OE_{AB} to B_n	–	14.3	–	15.5	ns	1.2 2.0 3.0	Fig.9
t_{PZH}/t_{PZL}	3-state output enable time \overline{OE}_{BA} to A_n	–	12.3	–	13.5	ns	1.2 2.0 3.0	Fig.9
t_{PHZ}/t_{PLZ}	3-state output disable time \overline{OE}_{BA} to A_n	–	12.3	–	13.9	ns	1.2 2.0 3.0	Fig.9
t_w	clock pulse width HIGH or LOW CP_{AB} or CP_{BA}	2.0	–	2.5	–	ns	2.0 3.0	Figs 6 and 8
t_{su}	set-up time A_n, B_n to CP_{AB}, CP_{BA}	0.9	–	0.9	–	ns	1.2 2.0 3.0	Fig.7
t_h	hold time A_n, B_n to CP_{AB}, CP_{BA}	0.9	–	0.9	–	ns	1.2 2.0 3.0	Fig.7
f_{max}	maximum clock pulse frequency	166 250	–	135 200	–	MHz	2.0 3.0	Fig.7

AC WAVEFORMS




Fig.6 Waveforms showing the input A_n, B_n to output B_n, A_n propagation delays and the output transition times.




Fig.7 Waveforms showing the A_n, B_n to CP_{AB}, CP_{BA} set-up and hold times, clock CP_{AB}, CP_{BA} pulse width, maximum clock pulse frequency and the CP_{AB}, CP_{BA} to output B_n, A_n propagation delays.




Fig.8 Waveforms showing the input S_{AB}, S_{BA} to output B_n, A_n propagation delay times and output transition times.




Fig.9 Waveforms showing the OE inputs (OE_{AB}, OE_{BA}) to outputs A_n, B_n enable and disable times and the input rise and fall times.


- Notes: (1) V_M = 0.6 V at V_{CC} = 1.2 V.
 V_M = 1.0 V at V_{CC} = 2.0 V.
 V_M = 1.5 V at V_{CC} = 3.0 V.
 (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-state output load.

Octal transceiver/register with dual enable; 3-state

74HL33652


APPLICATION INFORMATION

Real-time transfer; bus B to bus A




OE_{AB} L $\overline{\text{OE}}_{\text{BA}}$ L CP_{AB} X CP_{BA} X S_{AB} X S_{BA} L

Real-time transfer; bus A to bus B




OE_{AB} L $\overline{\text{OE}}_{\text{BA}}$ H CP_{AB} X CP_{BA} X S_{AB} L S_{BA} X

Storage from A, B or A and B




OE_{AB} X $\overline{\text{OE}}_{\text{BA}}$ X CP_{AB} ↑ CP_{BA} X S_{AB} X S_{BA} X
 X X X ↑ X X
 H X ↑ ↑ X X

Transfer storage data to A or B




OE_{AB} L $\overline{\text{OE}}_{\text{BA}}$ L CP_{AB} X CP_{BA} H or L S_{AB} X S_{BA} H
 L H H or L X H X

Store bus A in both registers or store bus B in both registers



OE_{AB} H $\overline{\text{OE}}_{\text{BA}}$ H CP_{AB} ↑ CP_{BA} ↑ S_{AB} L S_{BA} X
 L L ↑ ↑ X L

Isolation



OE_{AB} L $\overline{\text{OE}}_{\text{BA}}$ H CP_{AB} H or L CP_{BA} H or L S_{AB} X S_{BA} X

DEVICE DATA

LV-HCMOS family

Quad 2-input NAND gate

74LV00

FEATURES

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- Output capability: standard
- I_{CC} category: SSI

DESCRIPTION

The 74LV00 a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT00.

The 74LV00 provides the 2-input NAND function.

FUNCTION TABLE

INPUTS		OUTPUTS
nA	nB	nY
L	L	H
L	H	H
H	L	H
H	H	L

H = HIGH voltage level
L = LOW voltage level

QUICK REFERENCE DATA

$GND = 0 V$; $T_{amb} = 25^{\circ}C$; $t_r = t_f = 6 ns$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay nA, nB to nY	$C_L = 15 pF$ $V_{CC} = 3.3 V$	7	ns
C_i	input capacitance		3.5	pF
C_{PD}	power dissipation capacitance per gate	notes 1 and 2	22	pF

Notes to the quick reference data

- C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.
- The condition is $V_i = GND$ to V_{CC}

ORDERING AND PACKAGE INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LV00N	14	DIL	plastic	DIL14/SOT27
74LV00D	14	SO	plastic	SO14/SOT108A

PINNING

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 9, 12	1A to 4A	data inputs
2, 5, 10, 13	1B to 4B	data inputs
3, 6, 8, 11	1Y to 4Y	data outputs
7	GND	ground (0 V)
14	V_{CC}	positive supply voltage

Quad 2-input NAND gate

74LV00




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC Logic symbol.




Fig.4 Logic diagram (one gate).

Quad 2-input NAND gate

74LV00

DC characteristics for 74LV00

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: bus driver


 I_{CC} category: MSI**AC characteristics for 74LV00**GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)							UNIT	TEST CONDITIONS	
		+25			-40 to +85		-40 to +125			V_{CC} (V)	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	Propagation delay nA, nB to nY	-	45	-	-	-	-	-	ns	1.2	Fig. 5
		-	15	23	-	28	-	34		2.0	
		-	9	14	-	18	-	21		3.0	
t_{THL}/t_{TLH}	output transition time	-	25	-	-	-	-	-	ns	1.2	Fig. 5
		-	8	16	-	20	-	24		2.0	
		-	5	10	-	13	-	15		3.0	

Quad 2-input NAND gate

74LV00

AC WAVEFORMS



Note to the AC waveforms

(1) $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.

Quad 2-input NOR gate

74LV02

FEATURES

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- Output capability: standard
- I_{CC} category: SSI

DESCRIPTION

The 74LV02 a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT02.

The 74LV02 provides the 2-input NOR function.

FUNCTION TABLE

INPUTS		OUTPUTS
nA	nB	nY
L	L	H
L	H	L
H	L	L
H	H	L

H = HIGH voltage level
L = LOW voltage level

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25°C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay nA, nB to nY	C _L = 15 pF V _{CC} = 3.3 V	7	ns
C _I	input capacitance		3.5	pF
C _{PD}	power dissipation capacitance per gate	notes 1 and 2	22	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.
2. The condition is V_I = GND to V_{CC}

ORDERING AND PACKAGE INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LV02N	14	DIL	plastic	DIL14/SOT27
74LV02D	14	SO	plastic	SO14/SOT108A

PINNING

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 10, 13	1Y to 4Y	data outputs
2, 5, 8, 11	1A to 4A	data inputs
3, 6, 9, 12	1B to 4B	data inputs
7	GND	ground (0 V)
14	V _{CC}	positive supply voltage

Quad 2-input NOR gate

74LV02




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC Logic symbol.




Fig.4 Logic diagram (one gate).

Quad 2-input NOR gate

74LV02

DC characteristics for 74LV02

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: bus driver


 I_{CC} category: MSI**AC characteristics for 74LV02**GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)							UNIT	TEST CONDITIONS	
		+25			-40 to +85		-40 to +125			V_{CC} (V)	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	Propagation delay nA, nB to nY	-	45	-	-	-	-	-	ns	1.2	Fig. 5
		-	15	23	-	28	-	34		2.0	
		-	9	14	-	18	-	21		3.0	
t_{THL}/t_{TLH}	output transition time	-	25	-	-	-	-	-	ns	1.2	Fig. 5
		-	8	16	-	20	-	24		2.0	
		-	5	10	-	13	-	15		3.0	

Quad 2-input NOR gate

74LV02

AC WAVEFORMS



Note to the AC waveforms

(1) $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.

Hex inverter

74LV04

FEATURES

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- Output capability: standard
- I_{CC} category: SSI

DESCRIPTION

The 74LV04 is a low-voltage Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSSTTL).

The 74LV04 provides six inverting buffers.

FUNCTION TABLE

INPUT	OUTPUT
nA	nY
L	H
H	L

H = HIGH voltage level

L = LOW voltage level

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25^{\circ}\text{C}$; $t_r = t_f = 6 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay nA to nY	$C_L = 15 \text{ pF}$ $V_{CC} = 3.3 \text{ V}$	7	ns
C_i	input capacitance		3.5	pF
C_{PD}	power dissipation capacitance per gate	notes 1 and 2	21	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$

where:

f_i = input frequency in MHz; C_L = output load capacity in pF;

f_o = output frequency in MHz; V_{CC} = supply voltage in V;

$\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

2. The condition is $V_i = \text{GND to } V_{CC}$

ORDERING AND PACKAGE INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LV04N	14	DIL	plastic	DIL14/SOT27
74LV04D	14	SO	plastic	SO14/SOT108A

PINNING

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 3, 5, 9, 11, 13	1A to 6A	data inputs
2, 4, 6, 8, 10, 12	1Y to 6Y	data outputs
7	GND	ground (0 V)
14	V_{CC}	positive supply voltage

Hex inverter

74LV04




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC Logic symbol.




Fig.4 Logic diagram (one inverter).

Hex inverter

74LV04

DC characteristics for 74LV04

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: standard


 I_{CC} category: MSI**AC characteristics for 74LV04**GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)							UNIT	TEST CONDITIONS		
		+25			-40 to +85		-40 to +125			V_{CC} (V)	WAVEFORMS	
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.				
t_{PHL}/t_{PLH}	Propagation delay nA to nY	-	45	-	-	-	-	-	-	ns	1.2 2.0 3.0	Fig. 5
t_{THL}/t_{TLH}	output transition time	-	25	-	-	-	-	-	-	ns	1.2 2.0 3.0	Fig. 5

Hex inverter

74LV04

AC WAVEFORMS



Note to the AC waveforms

(1) $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.

Hex inverter

74LVU04

FEATURES

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- Output capability: standard
- I_{CC} category: SSI

DESCRIPTION

The 74LVU04 is a low-voltage Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSSTTL).

The 74LV04 is a general purpose hex inverter. Each of the six inverters is a single stage.

FUNCTION TABLE

INPUT	OUTPUT
nA	nY
L	H
H	L

H = HIGH voltage level
L = LOW voltage level

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25°C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay nA to nY	C _L = 15 pF V _{CC} = 3.3 V	5	ns
C _I	input capacitance		3.5	pF
C _{PD}	power dissipation capacitance per gate	notes 1 and 2	21	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.
2. The condition is V_i = GND to V_{CC}

ORDERING AND PACKAGE INFORMATION





TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LV04N	14	DIL	plastic	DIL14/SOT27
74LV04D	14	SO	plastic	SO14/SOT108A

PINNING

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 3, 5, 9, 11, 13	1A to 6A	data inputs
2, 4, 6, 8, 10, 12	1Y to 6Y	data outputs
7	GND	ground (0 V)
14	V _{CC}	positive supply voltage

Hex inverter

74LVU04



Hex inverter

74LVU04

DC CHARACTERISTICS FOR THE LVU04

Over recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	T _{amb} (°C)							UNIT	TEST CONDITIONS		
		+25			-40 to +85		-40 to +125			V _{CC} (V)	V _I	OTHER
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.				
V _{IH}	HIGH level input voltage	1.0 1.6 2.4	- - -	- - -	1.0 1.6 2.4	- - -	1.0 1.6 2.4	- - -	V	1.2 2.0 3.0		
V _{IL}	LOW level input voltage	- - -	- - -	0.2 0.4 0.6	- - -	0.2 0.4 0.6	- - -	0.2 0.4 0.6	V	1.2 2.0 3.0		
V _{OH}	HIGH level output voltage	1.0 1.6 2.5	1.2 2.0 3.0	- - -	1.0 1.6 2.5	- - -	1.0 1.6 2.5	- - -	V	1.2 2.0 3.0	V _{IH} or V _{IL}	I _O = 20 μA
V _{OH}	HIGH level output voltage	2.48	2.82	-	2.34	-	2.20	-	V	3.0	V _{IH} or V _{IL}	I _O = 6 mA
V _{OL}	LOW level output voltage	- - -	0 0 0	0.2 0.4 0.5	- - -	0.2 0.4 0.5	- - -	0.2 0.4 0.5	V	1.2 2.0 3.0	V _{IH} or V _{IL}	I _O = 20 μA
V _{OL}	LOW level output voltage	-	0.25	0.33	-	0.4	-	0.5	V	3.0	V _{IH} or V _{IL}	I _O = 6 mA
±I _I	input leakage current	-	-	0.1	-	1.0	-	1.0	μA	3.6	V _{CC} or GND	
I _{CC}	quiescent supply current	-	-	2.0	-	20.0	-	40.0	μA	3.6	V _{CC} or GND	I _O = 0

Hex inverter

74LVU04

AC characteristics for 74LV04

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)							UNIT	TEST CONDITIONS	
		+25			-40 to +85		-40 to +125			V_{CC} (V)	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	Propagation delay nA to nY	-	45	-	-	28	-	-	ns	1.2 2.0 3.0	Fig. 5
t_{THL}/t_{TLH}	output transition time	-	25	-	-	20	-	24	ns	1.2 2.0 3.0	Fig. 5

AC WAVEFORMS




Fig. 5 Waveforms showing the input (nA) to output (nY) propagation delays and the output transition times.

Note to the AC waveforms

(1) $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.

Quad 2-input and gate

74LV08

FEATURES

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- Output capability: standard
- I_{CC} category: SSI

DESCRIPTION

The 74LV08 is a low-voltage Si-gate CMOS device and is pin and function compatible with the 74HCT08.

The 74LV08 provides the 2-input AND function.

FUNCTION TABLE

INPUTS		OUTPUTS
nA	nB	nY
L	L	L
L	H	L
H	L	L
H	H	H

H = HIGH voltage level
L = LOW voltage level

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25°C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay nA, nB to nY	C _L = 15 pF V _{CC} = 3.3 V	7	ns
C _I	input capacitance		3.5	pF
C _{PD}	power dissipation capacitance per gate	notes 1 and 2	10	pF

Notes to the quick reference data

- C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
P_D = C_{PD} × V_{CC}² × f_i + Σ (C_L × V_{CC}² × f_o) where:
f_i = input frequency in MHz; C_L = output load capacity in pF;
f_o = output frequency in MHz; V_{CC} = supply voltage in V;
Σ (C_L × V_{CC}² × f_o) = sum of the outputs.
- The condition is V_I = GND to V_{CC}

ORDERING AND PACKAGE INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LV08N	14	DIL	plastic	DIL14/SOT27
74LV08D	14	SO	plastic	SO14/SOT108A

PINNING

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 9, 12	1A to 4A	data inputs
2, 5, 10, 13	1B to 4B	data inputs
3, 6, 8, 11	1Y to 4Y	data outputs
7	GND	ground (0 V)
14	V _{CC}	positive supply voltage

Quad 2-input and gate

74LV08




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC Logic symbol.




Fig.4 Logic diagram (one gate).

Quad 2-input and gate

74LV08

DC characteristics for 74LV08

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: standard


 I_{CC} category: SSI**AC characteristics for 74LV08**GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)						UNIT	TEST CONDITIONS		
		+25			-40 to +85		-40 to +125		V_{CC} (V)	WAVEFORMS	
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.				MAX.
t_{PHL}/t_{PLH}	Propagation delay nA, nB to nY	-	45	-	-	-	-	-	ns	1.2	Fig.5
		-	15	23	-	28	-	34		2.0	
		-	9	14	-	18	-	21		3.0	
t_{THL}/t_{TLH}	output transition time	-	25	-	-	-	-	-	ns	1.2	Fig.5
		-	8	16	-	20	-	24		2.0	
		-	5	10	-	13	-	15		3.0	

Quad 2-input and gate

74LV08

AC WAVEFORMS



Note to the AC waveforms

(1) $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.

Hex inverting Schmitt-trigger

74LV14

FEATURES

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- Output capability: standard
- I_{CC} category: SSI

APPLICATIONS

- Wave and pulse shapers
- Astable multivibrators
- Monostable multivibrators

DESCRIPTION

The 74LV14 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT14.

The 74LV04 provides six inverting buffers with Schmitt-trigger action. They are capable of transforming slowly changing signals into sharply defined, jitter-free output signals.

FUNCTION TABLE

INPUT	OUTPUT
nA	nY
L	H
H	L

H = HIGH voltage level
L = LOW voltage level

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25°C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay nA to nY	C _L = 15 pF V _{CC} = 3.3 V	12	ns
C _I	input capacitance		3.5	pF
C _{PD}	power dissipation capacitance per gate	notes 1 and 2	7	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
P_D = C_{PD} × V_{CC}² × f_i + Σ (C_L × V_{CC}² × f_o) where:
f_i = input frequency in MHz; C_L = output load capacity in pF;
f_o = output frequency in MHz; V_{CC} = supply voltage in V;
Σ (C_L × V_{CC}² × f_o) = sum of the outputs.
2. The condition is V_i = GND to V_{CC}

ORDERING AND PACKAGE INFORMATION





TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LV14N	14	DIL	plastic	DIL14/SOT27
74LV14D	14	SO	plastic	SO14/SOT108A

PINNING

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 3, 5, 9, 11, 13	1A to 6A	data inputs
2, 4, 6, 8, 10, 12	1Y to 6Y	data outputs
7	GND	ground (0 V)
14	V _{CC}	positive supply voltage

Hex inverting Schmitt-trigger

74LV14



Hex inverting Schmitt-trigger

74LV14

DC characteristics for 74LV14

For the DC characteristics see chapter "LV family characteristics", section "Family specifications". Transfer characteristics are given below.

Output capability: standard

I_{CC} category: SSI

Transfer characteristics for 74LV14

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)							UNIT	TEST CONDITIONS	
		+25			-40 to +85		-40 to +125			V_{CC} (V)	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.			
V_{T+}	positive-going threshold								V	1.2 2.0 3.0	Figs 5 and 6
V_{T-}	negative-going threshold								V	1.2 2.0 3.0	Figs 5 and 6
V_H	hysteresis ($V_{T+} - V_{T-}$)								V	1.2 2.0 3.0	Figs 5 and 6

AC characteristics for 74LV14



GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)							UNIT	TEST CONDITIONS	
		+25			-40 to +85		-40 to +125			V_{CC} (V)	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	Propagation delay nA to nY	-	60	-	-	-	-	-	ns	1.2 2.0 3.0	Fig. 7
t_{THL}/t_{TLH}	output transition time	-	25	-	-	-	-	-	ns	1.2 2.0 3.0	Fig. 7
		-	8	16	-	20	-	24			
		-	5	10	-	13	-	15			


Hex inverting Schmitt-trigger

74LV14

TRANSFER CHARACTERISTIC WAVEFORMS



AC WAVEFORMS



Note to the AC waveforms

(1) $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.

Quad 2-input OR gate

74LV32

FEATURES

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- Output capability: standard
- I_{CC} category: SSI

DESCRIPTION

The 74LV32 a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT32.

The 74LV32 provides the 2-input OR function.

FUNCTION TABLE

INPUTS		OUTPUTS
nA	nB	nY
L	L	L
L	H	H
H	L	H
H	H	H

H = HIGH voltage level
L = LOW voltage level

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25^{\circ}\text{C}$; $t_r = t_f = 6 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay nA, nB to nY	$C_L = 15 \text{ pF}$ $V_{CC} = 3.3 \text{ V}$	6	ns
C_i	input capacitance		3.5	pF
C_{PD}	power dissipation capacitance per gate	notes 1 and 2	16	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.
2. The condition is $V_i = \text{GND to } V_{CC}$

ORDERING AND PACKAGE INFORMATION





TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LV32N	14	DIL	plastic	DIL14/SOT27
74LV32D	14	SO	plastic	SO14/SOT108A

PINNING

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 9, 12	1A to 4A	data inputs
2, 5, 10, 13	1B to 4B	data inputs
3, 6, 8, 11	1Y to 4Y	data outputs
7	GND	ground (0 V)
14	V_{CC}	positive supply voltage

Quad 2-input OR gate

74LV32



Quad 2-input OR gate

74LV32

DC characteristics for 74LV32

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: standard


 I_{CC} category: SSI**AC characteristics for 74LV32**GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)						UNIT	TEST CONDITIONS	
		+25			-40 to +85		-40 to +125		V_{CC} (V)	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.			
t_{PHL}/t_{PLH}	Propagation delay nA, nB to nY	-	40	-	-	-	-	-	ns	Fig. 5
		-	13	20	-	25	-	30	1.2	
-	-	8	12	-	15	-	18	2.0	3.0	
t_{THL}/t_{TLH}	output transition time	-	25	-	-	-	-	-	ns	Fig. 5
		-	8	16	-	20	-	24	1.2	
		-	5	10	-	13	-	15	2.0	

Quad 2-input OR gate

74LV32

AC WAVEFORMS



Note to the AC waveforms

(1) $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.

Dual D-type flip-flop with set and reset; positive-edge trigger

74LV74

FEATURES

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- Output capability: standard
- I_{CC} category: flip-flops

GENERAL DESCRIPTION

The 74LV74 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT74.

The 74LV74 is a dual positive edge triggered, D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set (\overline{S}_D) and (\overline{R}_D) inputs; also complementary Q and \overline{Q} outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition, for predictable operation.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25^\circ\text{C}$; $t_r = t_f = 6 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay nCP to nQ, n \overline{Q} n \overline{S}_D to nQ, n \overline{Q} n \overline{R}_D to nQ, n \overline{Q}	$C_L = 15 \text{ pF}$ $V_{CC} = 3.3 \text{ V}$	14 15 16	ns
f_{max}	maximum clock frequency		76	MHz
C_I	input capacitance		3.5	pF
C_{PD}	power dissipation capacitance per flip-flop	notes 1 and 2	24	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.
2. The condition is $V_i = \text{GND to } V_{CC}$

ORDERING AND PACKAGE INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PIN POSITION	MATERIAL	CODE
74LV74N	14	DIL	plastic	SOT27
74LV74D	14	SO	plastic	SOT108A

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 13	$1\overline{R}_D, 2\overline{R}_D$	asynchronous reset-direct input (active LOW)
2, 12	1D, 2D	data inputs
3, 11	1CP, 2CP	clock input (LOW-to-HIGH, edge-triggered)
4, 10	$1\overline{S}_D, 2\overline{S}_D$	asynchronous set-direct input (active LOW)
5, 9	1Q, 2Q	true flip-flop outputs
6, 8	$1\overline{Q}, 2\overline{Q}$	complement flip-flop outputs
7	GND	ground (0 V)
14	V_{CC}	positive supply voltage

Dual D-type flip-flop with set and reset; positive-edge trigger

74LV74

FUNCTION TABLE

INPUTS				OUTPUTS	
\bar{S}_D	\bar{R}_D	CP	D	Q	\bar{Q}
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H

- H = HIGH voltage level
- L = LOW voltage level
- X = don't care
- ↑ = LOW-to-HIGH CP transition
- Q_{n+1} = state after the next LOW-to-HIGH CP transition

INPUTS				OUTPUTS	
\bar{S}_D	\bar{R}_D	CP	D	Q_{n+1}	\bar{Q}_{n+1}
H	H	↑	L	L	H
H	H	↑	H	H	L




Fig.1 Pin configuration.






Fig.2 Logic symbol.

Dual D-type flip-flop with set and reset;
positive-edge trigger

74LV74



Dual D-type flip-flop with set and reset;
positive-edge trigger

74LV74




Fig.5 Logic diagram (one flip-flop).

Dual D-type flip-flop with set and reset;
positive-edge trigger

74LV74

DC characteristics for 74LV74

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: bus driver

 I_{CC} category: MSI**AC characteristics for 74LV74**GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)						UNIT	TEST CONDITIONS		
		+25			-40 to +85		-40 to +125		V_{CC} (V)	WAVEFORMS	
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.				MAX.
t_{PHL}/t_{PLH}	Propagation delay nCP to nQ, n \bar{Q}	-	85	-	-	-	-	-	ns	1.2	Fig. 6
		-	27	45	-	56	-	67	2.0	3.0	
		-	17	28	-	35	-	42	3.0		
t_{PHL}/t_{PLH}	Propagation delay n \bar{S}_D to nQ, n \bar{Q}	-	90	-	-	-	-	-	ns	1.2	Fig. 7
		-	29	44	-	54	-	65	2.0	3.0	
		-	18	27	-	34	-	41	3.0		
t_{PHL}/t_{PLH}	Propagation delay n \bar{R}_D to nQ, n \bar{Q}	-	95	-	-	-	-	-	ns	1.2	Fig. 7
		-	31	47	-	58	-	70	2.0	3.0	
		-	19	29	-	37	-	44	3.0		
t_{THL}/t_{TLH}	Output transition time	-	35	-	-	-	-	-	ns	1.2	Fig. 6
		-	10	20	-	25	-	30	2.0	3.0	
		-	7	15	-	19	-	23	3.0		
t_w	clock pulse width HIGH or LOW	25	10	-	32	-	38	-	ns	2.0	Fig. 6
		16	7	-	20	-	24	-	3.0		
t_w	set or reset pulse width LOW	25	10	-	32	-	38	-	ns	2.0	Fig. 7
		16	7	-	20	-	24	-	3.0		
t_{rem}	removal time set or reset	-	5	-	-	-	-	-	ns	1.2	Fig. 7
		9	2	-	12	-	15	-	2.0	3.0	
		6	1	-	8	-	9	-	3.0		
t_{su}	set-up time nD to nCP	-	10	-	-	-	-	-	ns	1.2	Fig. 6
		16	4	-	20	-	24	-	2.0	3.0	
		10	2	-	13	-	15	-	3.0		
t_h	hold time nD to nCP	-	-10	-	-	-	-	-	ns	1.2	Fig. 6
		3	-2	-	3	-	3	-	2.0	3.0	
		3	-2	-	3	-	3	-	3.0		
f_{max}	maximum clock pulse frequency	18	40	-	15	-	12	-	MHz	2.0	Fig. 6
		30	70	-	24	-	20	-	3.0		

Dual D-type flip-flop with set and reset; positive-edge trigger

74LV74

AC WAVEFORMS




Fig. 6 Waveforms showing the clock (nCP) to output (nQ, nQ̄) propagation delays, the clock pulse width, the nD to nCP set-up times, the nD to nCP hold times, the output transition times and the maximum clock pulse frequency.

Note to Fig.6

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig.7 Waveforms showing the set (nS̄_D) and reset (nR̄_D) input to output (nQ, nQ̄) propagation delays, the set and reset pulse widths and the nR̄_D to nCP removal time.

Note to the AC waveforms

(1) V_M = 50%; V_I = GND to V_{CC}.

Quad buffer/line driver; 3-state

74LV125

FEATURES

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- Output capability: bus driver
- I_{CC} category: MSI

DESCRIPTION

The 74LV125 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT125.

The 74LV125 consists of four non-inverting buffers/line drivers with 3-state outputs. The 3-state outputs (nY) are controlled by the output enable input (nOE). A HIGH at nOE causes the outputs to assume a high impedance OFF-state.

FUNCTION TABLE

INPUTS		OUTPUT
nOE	nA	nY
L	L	L
L	H	H
H	X	Z

H = HIGH voltage level
 L = LOW voltage level
 X = don't care
 Z = high impedance OFF-state

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25°C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay nA to nY	C _L = 15 pF V _{CC} = 3.3 V	9	ns
C _i	input capacitance		3.5	pF
C _{PD}	power dissipation capacitance per buffer	V _{CC} = 3.3 V notes 1 and 2	22	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 Σ (C_L × V_{CC}² × f_o) = sum of the outputs.
2. The condition is V_I = GND to V_{CC}

ORDERING AND PACKAGE INFORMATION




TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LV125N	14	DIL	plastic	DIL14/SOT27
74LV125D	14	SO	plastic	SO14/SOT108A

PINNING

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 10, 13	1OE to 4OE	output enable inputs (active LOW)
2, 5, 9, 12	1A to 4A	data inputs
3, 6, 8, 11	1Y to 4Y	data outputs
7	GND	ground (0 V)
14	V _{CC}	positive supply voltage

Quad buffer/line driver; 3-state

74LV125



Quad buffer/line driver; 3-state

74LV125

DC characteristics for 74LV125

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: bus driver


 I_{CC} category: MSI**AC characteristics for 74LV125**GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)							UNIT	TEST CONDITIONS	
		+25			-40 to +85		-40 to +125			V_{CC} (V)	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	Propagation delay nA to nY	-	55	-	-	-	-	-	ns	1.2	Fig.4
		-	18	28	-	35	-	43		2.0	
t_{PZH}/t_{PZL}	3-state output enable time nOE to nY	-	75	-	-	-	-	-	ns	1.2	Fig.5
		-	25	38	-	48	-	58		2.0	
t_{PHZ}/t_{PLZ}	3-state output disable time nOE to nY	-	15	23	-	29	-	35	ns	3.0	Fig.5
		-	55	-	-	-	-	-		1.2	
t_{THL}/t_{TLH}	output transition time	-	21	30	-	40	-	47	ns	2.0	Fig.4
		-	15	20	-	24	-	28		3.0	
t_{THL}/t_{TLH}	output transition time	-	25	-	-	-	-	-	ns	1.2	Fig.4
		-	8	16	-	20	-	24		2.0	
		-	5	10	-	13	-	15		3.0	

Quad buffer/line driver; 3-state


74LV125

AC WAVEFORMS



Note to the AC waveforms

(1) $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.



3-to-8 line decoder/demultiplexer; inverting**74LV138****FEATURES**

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- Active LOW mutually exclusive outputs
- Output capability: standard
- I_{CC} category: MSI

DESCRIPTION

The 74LV138 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT138.

The 74LV138 accepts three binary weighted address inputs (A_0 , A_1 , A_2) and when enabled, provide 8 mutually exclusive active LOW outputs (\bar{Y}_0 to \bar{Y}_7).

The '138' features three enable inputs: two active LOW (\bar{E}_1 and \bar{E}_2) and one active HIGH (E_3). Every output will be HIGH unless \bar{E}_1 and \bar{E}_2 are LOW and E_3 is HIGH.

This multiple enable function allows easy parallel expansion of the '138' to a 1-of-32 (5 lines to 32 lines) decoder with just four '138' ICs and one inverter. The '138' can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Unused enable inputs must be permanently tied to their appropriate active HIGH or LOW state.

The '138' is identical to the '238' but has non-inverting (true) outputs.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25^\circ\text{C}$; $t_r = t_f = 6 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay An to \bar{Y}_n , E3 to \bar{Y}_n , \bar{E}_n to \bar{Y}_n	$C_L = 15 \text{ pF}$ $V_{CC} = 3.3 \text{ V}$	12 14	ns
C_i	input capacitance		3.5	pF
C_{PD}	power dissipation capacitance per package	$V_{CC} = 3.3 \text{ V}$ notes 1 and 2	67	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.
2. The condition is $V_i = \text{GND to } V_{CC}$

ORDERING AND PACKAGE INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LV138N	16	DIL	plastic	DIL16/SOT38Z
74LV138D	16	SO	plastic	SO16/SOT109A

PINNING

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 3	A_0 to A_2	address inputs
4, 5	\bar{E}_1 , \bar{E}_2	enable inputs (active LOW)
6	E_3	enable inputs (active HIGH)
15, 14, 13, 12, 11, 10, 9, 7	\bar{Y}_0 to \bar{Y}_7	outputs
8	GND	ground (0 V)
16	V_{CC}	positive supply voltage

3-to-8 line decoder/demultiplexer; inverting

74LV138




Fig.1 Pin configuration.




Fig.2 Logic diagram.




Fig.3 IEC logic symbol.




Fig.4 Functional diagram.

3-to-8 line decoder/demultiplexer; inverting

74LV138

FUNCTION TABLE

INPUTS						OUTPUTS							
\bar{E}_1	\bar{E}_2	E_3	A_0	A_1	A_2	\bar{Y}_0	\bar{Y}_1	\bar{Y}_2	\bar{Y}_3	\bar{Y}_4	\bar{Y}_5	\bar{Y}_6	\bar{Y}_7
H	X	X	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	L	X	X	X	H	H	H	H	H	H	H	H
L	L	H	L	L	L	L	H	H	H	H	H	H	H
L	L	H	H	L	L	H	L	H	H	H	H	H	H
L	L	H	L	H	L	H	H	L	H	H	H	H	H
L	L	H	H	H	L	H	H	H	L	H	H	H	H
L	L	H	L	L	H	H	H	H	H	L	H	H	H
L	L	H	L	H	H	H	H	H	H	H	L	H	H
L	L	H	H	H	H	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	H	L

H = HIGH voltage level

L = LOW voltage level

X = don't care

DC characteristics for 74LV138

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: standard

 I_{CC} category: MSI

AC characteristics for 74LV138



GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)						UNIT	TEST CONDITIONS		
		+25			-40 to +85		-40 to +125		V_{CC} (V)	WAVEFORMS	
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.				MAX.
t_{PHL}/t_{PLH}	propagation delay A_n to \bar{Y}_n	-	75	-	-	-	-	-	ns	1.2 2.0 3.0	Fig.5
t_{PHL}/t_{PLH}	propagation delay E_3 to \bar{Y}_n	-	85	-	-	-	-	-	ns	1.2 2.0 3.0	Fig.5
t_{PHL}/t_{PLH}	propagation delay \bar{E}_n to \bar{Y}_n	-	85	-	-	-	-	-	ns	1.2 2.0 3.0	Fig.6
t_{THL}/t_{TLH}	output transition time	-	25	-	-	-	-	-	ns	1.2 2.0 3.0	Figs 5 and 6
		-	8	16	-	20	-	24			
		-	5	10	-	13	-	15			

3-to-8 line decoder/demultiplexer; inverting

74LV138

AC WAVEFORMS

**Note to the AC waveforms**(1) $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.

Dual 2-to-4 line decoder/demultiplexer

74LV139

FEATURES

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- Demultiplexing capability
- Two independent 2-to-4 decoders
- Multifunction capability
- Active LOW mutually exclusive outputs
- Output capability: standard
- I_{CC} category: MSI

APPLICATIONS

- Memory decoding or data-routing
- Code conversion

DESCRIPTION

The 74LV139 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT139.

The 74LV139 is a dual 2-to-4 line decoder/demultiplexer. This device has two independent decoders, each accepting two binary weighted inputs (nA_0 and nA_1) and providing four mutually exclusive active LOW outputs ($n\bar{Y}_0$ to $n\bar{Y}_3$). Each decoder has an active LOW enable input ($n\bar{E}$).

When $n\bar{E}$ is HIGH, every output is forced HIGH. The enable can be used as the data input for a 1-to-4 demultiplexer application.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25°C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay nA _n to n \bar{Y}_n , n \bar{E} to n \bar{Y}_n	C _L = 15 pF V _{CC} = 3.3 V	11 10	ns
C _I	input capacitance		3.5	pF
C _{PD}	power dissipation capacitance per multiplexer	V _{CC} = 3.3 V notes 1 and 2	42	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.
2. The condition is V_i = GND to V_{CC}

ORDERING AND PACKAGE INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LV139N	16	DIL	plastic	DIL16/SOT38Z
74LV139D	16	SO	plastic	SO16/SOT109A

PINNING

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15	1 \bar{E} , 2 \bar{E}	enable inputs (active LOW)
2, 3	1A ₀ , 1A ₁	address inputs
4, 5, 6, 7	1 \bar{Y}_0 to 1 \bar{Y}_3	outputs (active LOW)
8	GND	ground (0 V)
12, 11, 10, 9	2 \bar{Y}_0 to 2 \bar{Y}_3	outputs (active LOW)
14, 13	2A ₀ , 2A ₁	address inputs
16	V _{CC}	positive supply voltage

Dual 2-to-4 line decoder/demultiplexer

74LV139




Fig.1 Pin configuration.




Fig.2 Logic diagram.




Fig.3 IEC logic symbol.




Fig.4 Functional diagram.

Dual 2-to-4 line decoder/demultiplexer

74LV139

FUNCTION TABLE

INPUTS			OUTPUTS			
$n\bar{E}$	nA_0	nA_1	$n\bar{Y}_0$	$n\bar{Y}_1$	$n\bar{Y}_2$	$n\bar{Y}_3$
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	H	L	H	L	H	H
L	L	H	H	H	L	H
L	H	H	H	H	H	L

H = HIGH voltage level

L = LOW voltage level

X = don't care

DC characteristics for 74LV139

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: standard

 I_{CC} category: MSI

AC characteristics for 74LV139

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)						UNIT	TEST CONDITIONS		
		+25			-40 to +85		-40 to +125		V_{CC} (V)	WAVEFORMS	
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.				MAX.
t_{PHL}/t_{PLH}	propagation delay nA_n to \bar{Y}_n	-	70	-	-	-	-	ns	1.2	Fig.5	
		-	23	35	-	43	-		53		2.0
		-	14	21	-	26	-		32		3.0
t_{PHL}/t_{PLH}	propagation delay $n\bar{E}$ to \bar{Y}_n	-	60	-	-	-	-	ns	1.2	Fig.6	
		-	20	30	-	38	-		45		2.0
		-	12	18	-	23	-		27		3.0
t_{THL}/t_{TLH}	output transition time	-	25	-	-	-	-	ns	1.2	Figs 5 and 6	
		-	8	16	-	20	-		24		2.0
		-	5	10	-	13	-		15		3.0

Dual 2-to-4 line decoder/demultiplexer

74LV139

AC WAVEFORMS




Fig. 5 Waveforms showing the address input (nA_n) to output ($n\bar{Y}_n$) propagation delays and the output transition times.




Fig. 6 Waveforms showing the enable input ($n\bar{E}$) to output ($n\bar{Y}_n$) propagation delays and the output transition times.

Note to the AC waveforms

(1) $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.

8-bit serial-in/parallel-out shift register

74LV164

FEATURES

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- Gated serial data inputs
- Asynchronous master reset
- Output capability: standard
- I_{CC} category: MSI

DESCRIPTION

The 74LV164 is a low-voltage Si-gate CMOS device and is pin and function compatible with the 74HCT164.

The 74LV164 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (D_{sa} or D_{sb}); either input can be used as an active HIGH enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied HIGH.

Data shifts one place to the right on each LOW-to-HIGH transition of the clock (CP) input and enters into Q₀, which is the logical AND of the two data inputs (D_{sa}, D_{sb}) that existed one set-up time prior to the rising clock edge.

A LOW on the master reset (\overline{MR}) input overrides all other inputs and clears the register asynchronously, forcing all outputs LOW.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25°C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay CP to Q _n	C _L = 15 pF V _{CC} = 3.3 V	12	ns
	MR to Q _n		11	ns
f _{max}	maximum clock frequency		78	MHz
C _i	input capacitance		3.5	pF
C _{PD}	power dissipation capacitance per gate	V _{CC} = 3.3 V notes 1 and 2	40	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.
2. The condition is V_i = GND to V_{CC}

ORDERING AND PACKAGE INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LV164N	14	DIL	plastic	DIL14/SOT27
74LV164D	14	SO	plastic	SO14/SOT108A

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2	D _{sa} , D _{sb}	data inputs
3, 4, 5, 6, 10, 11, 12, 13	Q ₀ to Q ₇	outputs
7	GND	ground (0 V)
8	CP	clock input (LOW-to-HIGH, edge-triggered)
9	\overline{MR}	master reset input (active LOW)
14	V _{CC}	positive supply voltage

8-bit serial-in/parallel-out shift register

74LV164




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC logic symbol.




Fig.4 Functional diagram.

8-bit serial-in/parallel-out shift register

74LV164

FUNCTION TABLE

OPERATING MODES	INPUTS				OUTPUTS	
	MR	CP	D _{sa}	D _{sb}	Q ₀	Q ₁ - Q ₇
reset (clear)	L	X	x	x	L	L - L
shift	H	↑	l	l	L	q ₀ - q ₆
	H	↑	l	h	L	q ₀ - q ₆
	H	↑	h	l	L	q ₀ - q ₆
	H	↑	h	h	H	q ₀ - q ₆

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition

L = LOW voltage level

l = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition

q = lower case letters indicate the state of referenced input one set-up time prior to the LOW-to-HIGH clock transition

↑ = LOW-to-HIGH clock transition

DC characteristics for 74LV164

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: standard

I_{CC} category: MSI

AC characteristics for 74LV164

GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T _{amb} (°C)							UNIT	TEST CONDITIONS	
		+25			-40 to +85		-40 to +125			V _{CC} (V)	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.			
t _{PHL} /t _{PLH}	propagation delay CP to Q _n	-	60	-	-	-	-	-	ns	1.2 2.0 3.0	Fig.5
t _{PHL}	propagation delay MR to Q _n	-	55	-	-	-	-	-	ns	1.2 2.0 3.0	Fig.6
t _{THL} /t _{TLH}	output transition time	-	25	-	-	-	-	-	ns	1.2 2.0 3.0	Fig.5
t _w	clock pulse width HIGH or LOW			-	-	-	-	-	ns	2.0 3.0	Fig.5
t _w	master reset pulse width; LOW			-	-	-	-	-	ns	2.0 3.0	Fig.6
t _{rem}	removal time MR to CP			-	-	-	-	-	ns	1.2 2.0 3.0	Fig.6
t _{su}	set-up time D _{sa} , D _{sb} to CP			-	-	-	-	-	ns	1.2 2.0 3.0	Fig.7
t _h	hold time D _{sa} , D _{sb} to CP			-	-	-	-	-	ns	1.2 2.0 3.0	Fig.7
f _{max}	maximum clock pulse frequency			-	-	-	-	-	MHz	2.0 3.0	Fig.5

8-bit serial-in/parallel-out shift register

74LV164

AC WAVEFORMS




Fig.5 Waveforms showing the clock (CP) to output (Q_n) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.




Fig.6 Waveforms showing the master reset (\overline{MR}) pulse width, the master reset to output (Q_n) propagation delays and the master reset to clock (CP) removal time.




Fig.7 Waveforms showing the data set-up and hold times for D_n inputs.

Note to Fig.7

The shaded areas indicate when the input is permitted to change for predictable output performance.

Note to the AC waveforms

(1) V_M = 50%; V_I = GND to V_{CC}.

Hex D-type flip-flop with reset; positive-edge trigger

74LV174

FEATURES

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- Six edge-triggered D-type flip-flops
- Asynchronous master reset
- Output capability: standard
- I_{CC} category: MSI

DESCRIPTION

The 74LV174 is a low-voltage Si-gate CMOS device and is pin and function compatible with the 74HCT174.

The 74LV174 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common clock (CP) and master reset (\overline{MR}) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one set-up time prior to the LOW-to-HIGH clock transition, is transferred to the corresponding output of the flip-flop.

A LOW level on the \overline{MR} input forces all outputs LOW, independently of clock or data inputs.

The device is useful for applications requiring true outputs only and clock and master reset inputs that are common to all storage elements.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25°C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay CP to Q _n	C _L = 15 pF V _{CC} = 3.3 V	17	ns
	\overline{MR} to Q _n		13	ns
f _{max}	maximum clock frequency		99	MHz
C _i	input capacitance		3.5	pF
C _{PD}	power dissipation capacitance per flip-flop	V _{CC} = 3.3 V notes 1 and 2	17	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.
2. The condition is V_i = GND to V_{CC}

ORDERING AND PACKAGE INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LV174N	14	DIL	plastic	DIL16/SOT38Z
74LV174D	14	SO	plastic	SO14/SOT109A

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	\overline{MR}	asynchronous master reset (active LOW)
2, 5, 7, 10, 12, 15	Q ₀ to Q ₅	flip-flop outputs
3, 4, 6, 11, 13, 14	D ₀ to D ₅	data inputs
8	GND	ground (0 V)
9	CP	clock input (LOW-to-HIGH, edge-triggered)
16	V _{CC}	positive supply voltage

Hex D-type flip-flop with reset; positive-edge trigger

74LV174




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC logic symbol.

Hex D-type flip-flop with reset; positive-edge trigger

74LV174

FUNCTION TABLE

OPERATING MODES	INPUTS			OUTPUTS
	MR	CP	D _n	Q _n
reset (clear)	L	X	X	L
load "1"	H	↑	h	H
load "0"	H	↑	l	L

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition

L = LOW voltage level

l = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition

q = lower case letter indicate the state of referenced input one set-up time prior to the LOW-to-HIGH clock transition

↑ = LOW-to-HIGH clock transition

DC characteristics for 74LV174

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: bus driver

I_{CC} category: MSI

AC characteristics for 74LV174

GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T _{amb} (°C)						UNIT	TEST CONDITIONS		
		+25			-40 to +85		-40 to +125		V _{CC} (V)	WAVEFORMS	
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.				MAX.
t _{PHL} /t _{PLH}	propagation delay CP to Q _n	-	100	-	-	-	-	ns	1.2	Fig.5	
		-	33	50	-	63	-		75		
		-	20	30	-	38	-		45		
t _{PHL}	propagation delay MR to Q _n	-	80	-	-	-	-	ns	1.2	Fig.6	
		-	27	40	-	50	-		60		
		-	16	24	-	30	-		36		
t _{THL} /t _{TLH}	output transition time	-	25	-	-	-	-	ns	1.2	Fig.5	
		-	8	16	-	20	-		24		
		-	5	10	-	13	-		15		
t _w	clock pulse width HIGH or LOW	-	-	-	-	-	-	ns	2.0	Fig.5	
		16	6	-	20	-	24		-		3.0
t _w	master reset pulse width LOW	-	-	-	-	-	-	ns	2.0	Fig.6	
		16	4	-	20	-	24		-		3.0
t _{rem}	removal time MR to CP	-	-	-	-	-	-	ns	1.2	Fig.6	
		-	-	-	-	-	-		-		2.0
		5	-4	-	5	-	5		-		3.0
t _{su}	set-up time D _n to CP	-	-	-	-	-	-	ns	1.2	Fig.7	
		-	-	-	-	-	-		-		2.0
		12	2	-	15	-	18		-		3.0
t _h	hold time D _n to CP	-	-	-	-	-	-	ns	1.2	Fig.7	
		-	-	-	-	-	-		-		2.0
		3	-2	-	3	-	3		-		3.0
f _{max}	maximum clock pulse frequency	-	-	-	-	-	-	MHz	2.0	Fig. 5	
		30	90	-	24	-	20		-		3.0

Hex D-type flip-flop with reset; positive-edge trigger

74LV174

AC WAVEFORMS




Fig.4 Waveforms showing the clock (CP) to output (Q_n) propagation delays, the clock pulse width, the output transition times and the maximum clock pulse frequency.




Fig.5 Waveforms showing the master reset (MR) pulse width, the master reset to output (Q_n) propagation delay and the master reset to clock removal time.




Fig.6 Waveforms showing the data set-up and hold times for the data input (D_n).

Note to Fig.6

The shaded areas indicate when the input is permitted to change for predictable output performance.

Note to the AC waveforms

(1) V_M = 50%; V_I = GND to V_{CC}.

Octal buffer/line driver; 3-state

74LV244

FEATURES

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- Output capability: bus driver
- I_{CC} category: MSI

DESCRIPTION

The 74LV244 a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT244.

The 74LV244 is an octal non-inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs $\overline{1OE}$ and $2\overline{OE}$. A HIGH on $n\overline{OE}$ causes the outputs to assume a high impedance OFF-state. The "244" is identical to the "240" but has non-inverting outputs.

TABLE

INPUTS		OUTPUT
$n\overline{OE}$	nA_n	nY_n
L	L	L
L	H	H
H	X	Z

H = HIGH voltage level
 L = LOW voltage level
 X = don't care
 Z = high impedance OFF-state

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25°C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay 1A _n to 1Y _n ; 2A _n to 2Y _n	C _L = 15 pF V _{CC} = 3.3 V	8	ns
C _I	input capacitance		3.5	pF
C _{PD}	power dissipation capacitance per buffer	notes 1 and 2	35	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.
2. The condition is V_i = GND to V_{CC}

ORDERING AND PACKAGE INFORMATION





TYPE NUMBER	PACKAGES			
	PINS	PIN POSITION	MATERIAL	CODE
74LV244N	20	DIL	plastic	SOT146
74LV244D	20	SO	plastic	SOT163A
74LV244DB	20	SSOP	plastic	SOT339

PINNING

PIN NO.	SYMBOL	NAME AND FUNCTION
1	$\overline{1OE}$	output enable input (active LOW)
2, 4, 6, 8	1A ₀ to 1A ₃	data inputs
3, 5, 7, 9	2Y ₀ to 2Y ₃	bus outputs
10	GND	ground (0 V)
17, 15, 13, 11	2A ₀ to 2A ₃	data inputs
18, 16, 14, 12	1Y ₀ to 1Y ₃	bus outputs
19	$2\overline{OE}$	output enable input (active LOW)
20	V _{CC}	positive power supply

Octal buffer/line driver; 3-state

74LV244



Octal buffer/line driver; 3-state

74LV244

DC characteristics for 74LV244

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: bus driver


 I_{CC} category: MSI**AC characteristics for 74LV244**GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)						UNIT	TEST CONDITIONS		
		+25			-40 to +85		-40 to +125		V_{CC} (V)	WAVEFORMS	
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.				MAX.
t_{PHL}/t_{PLH}	Propagation delay	-	50	-	-	-	-	-	ns	1.2 2.0 3.0	Fig. 5
	$1A_n$ to $1Y_n$;	-	16	24	-	-	30	-	36		
	$2A_n$ to $2Y_n$	-	10	15	-	-	19	-	23		
t_{PZH}/t_{PZL}	3-state output enable time	-	65	-	-	-	-	-	ns	1.2 2.0 3.0	Fig. 6
	$1\overline{OE}$ to $1Y_n$;	-	21	32	-	-	40	-	48		
	$2\overline{OE}$ to $2Y_n$	-	13	20	-	-	25	-	30		
t_{PHZ}/t_{PLZ}	3-state output disable time	-	70	-	-	-	-	-	ns	1.2 2.0 3.0	Fig. 6
	$1\overline{OE}$ to $1Y_n$;	-	22	30	-	-	35	-	41		
	$2\overline{OE}$ to $2Y_n$	-	14	20	-	-	24	-	28		
t_{THL}/t_{TLH}	output transition time	-	25	-	-	-	-	-	ns	1.2 2.0 3.0	Fig. 5
		-	8	16	-	-	20	-	24		
		-	5	10	-	-	13	-	15		


Octal buffer/line driver; 3-state

74LV244

AC WAVEFORMS



Note to the AC waveforms

(1) $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.

Octal bus transceiver; 3-state

74LV245

FEATURES

- **Optimized for Low Voltage applications: 1.2 to 3.6 V**
- **Output capability: bus driver**
- **I_{CC} category: MSI**

DESCRIPTION

The 74LV245 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT245.

The 74LV245 is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The "245" features an output enable (\overline{OE}) input for easy cascading and a send/receive (DIR) input for direction control. \overline{OE} controls the outputs so that the buses are effectively isolated.

FUNCTION TABLE

INPUTS		INPUTS/OUTPUT	
\overline{OE}	DIR	A _n	B _n
L	L	A = B	inputs
L	H	inputs	B = A
H	X	Z	Z

H = HIGH voltage level
 L = LOW voltage level
 X = don't care
 Z = high impedance OFF-state

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay A _n to B _n ; B _n to A _n	C _L = 50 pF V _{CC} = 3.3 V	7	ns
C _I	input capacitance		3.0	pF
C _{I/O}	input/output capacitance		10	pF
C _{PD}	power dissipation capacitance per buffer	notes 1 and 2	30	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 Σ (C_L × V_{CC}² × f_o) = sum of outputs.
2. The condition is V_I = GND to V_{CC}.

ORDERING INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LV245N	20	DIL	plastic	DIL20/SOT146
74LV245D	20	SO	plastic	SO20/SOT163A
74LV245DB	20	SSOP	plastic	SSOP20/SOT339

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1	DIR	direction control
2, 3, 4, 5, 6, 7, 8, 9	A ₀ to A ₇	data inputs/outputs
10	GND	ground (0 V)
18, 17, 16, 15, 14, 13, 12, 11	B ₀ to B ₇	data inputs/outputs
19	\overline{OE}	output enable input (active LOW)
20	V _{CC}	positive supply voltage

Octal bus transceiver; 3-state

74LV245




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC logic symbol.

Octal bus transceiver; 3-state

74LV245


DC characteristics for 74LV245

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

 I_{CC} category: MSI**AC characteristics for 74LV245**GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF


SYMBOL	PARAMETER	T_{amb} (°C)							UNIT	TEST CONDITIONS	
		+25			-40 to +85		-40 to +125			V_{CC} (V)	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	propagation delay	-	45	-	-	-	-	-	ns	1.2	Fig.4
	A_n to B_n ;	-	15	23	-	28	-	34		2.0	
	B_n to A_n	-	9	14	-	18	-	21		3.0	
t_{PZH}/t_{PZL}	3-state output enable time	-	55	-	-	-	-	-	ns	1.2	Fig.5
	\overline{OE} , DIR to A_n ;	-	18	28	-	35	-	43		2.0	
	\overline{OE} , DIR to B_n	-	11	17	-	21	-	26		3.0	
t_{PHZ}/t_{PLZ}	3-state output disable time	-	55	-	-	-	-	-	ns	1.2	Fig.5
	\overline{OE} , DIR to A_n ;	-	22	30	-	37	-	43		2.0	
	\overline{OE} , DIR to B_n	-	15	20	-	24	-	28		3.0	
t_{THL}/t_{TLH}	output transition time	-	25	-	-	-	-	-	ns	1.2	Fig.4
		-	8	16	-	20	-	24		2.0	
		-	5	10	-	13	-	15		3.0	

AC WAVEFORMS



Note to the AC waveforms

(1) $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.



Octal D-type flip-flop; positive-edge trigger

74LV273

FEATURES

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- Ideal buffer for MOS microprocessor or memory
- Common clock and master reset
- Eight positive edge-triggered D-type flip-flops
- Output capability: standard
- I_{CC} category: MSI

DESCRIPTION

The 74LV273 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT273.

The 74LV273 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common clock (CP) and master reset (\overline{MR}) inputs load and reset (clear) all flip-flops simultaneously. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output (Q_n) of the flip-flop.

All outputs will be forced LOW independently of clock or data inputs by a LOW voltage level on the \overline{MR} input.

The device is useful for applications where the true output only is required and the clock and master reset are common to all storage elements.

QUICK REFERENCE DATA

$GND = 0\text{ V}$; $T_{amb} = 25\text{ }^\circ\text{C}$; $t_r = t_f = 6\text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay CP to Q_n ; \overline{MR} to Q_n	$C_L = 50\text{ pF}$ $V_{CC} = 3.3\text{ V}$	15 15	ns
f_{max}	maximum clock frequency		66	MHz
C_I	input capacitance		3.0	pF
C_{PD}	power dissipation capacitance per flip-flop	notes 1 and 2	20	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
2. The condition is $V_I = GND$ to V_{CC} .

ORDERING INFORMATION





TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LV273N	20	DIL	plastic	DIL20/SOT146
74LV273D	20	SO	plastic	SO20/SOT163A

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1	\overline{MR}	master reset input (active LOW)
2, 5, 6, 9, 12, 15, 16, 19	Q_0 to Q_7	flip-flop outputs
3, 4, 7, 8, 13, 14, 17, 18	D_0 to D_7	data inputs
10	GND	ground (0 V)
11	CP	clock input (LOW-to-HIGH, edge-triggered)
20	V_{CC}	positive supply voltage

Octal D-type flip-flop with reset; positive-edge trigger

74LV273



Octal D-type flip-flop with reset; positive-edge trigger

74LV273

FUNCTION TABLE

OPERATING MODES	INPUTS			OUTPUTS
	MR	CP	D _n	Q ₀ to Q ₇
reset (clear)	L	X	X	L
load '1'	H	↑	h	H
load '0'	H	↑	l	L

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW CP transition

L = LOW voltage level

l = LOW voltage level one set-up time prior to the HIGH-to-LOW CP transition

↑ = LOW-to-HIGH transition

X = don't care

DC characteristics for 74LV273

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

I_{CC} category: MSI

AC characteristics for 74LV273

GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T _{amb} (°C)						UNIT	TEST CONDITIONS		
		+25			-40 to +85		-40 to +125		V _{CC} (V)	WAVEFORMS	
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.				MAX.
t _{PHL} /t _{PLH}	propagation delay CP to Q _n	-	75	-	-	-	-	-	ns	1.2 2.0 3.0	Fig.5
		-	25	38	-	48	-	58			
		-	15	23	-	29	-	35			
t _{PHL}	propagation delay MR to Q _n	-	80	-	-	-	-	-	ns	1.2 2.0 3.0	Fig.6
		-	27	40	-	50	-	60			
		-	16	24	-	30	-	36			
t _{THL} /t _{TLH}	output transition time	-	25	-	-	-	-	-	ns	1.2 2.0 3.0	Fig.5
		-	8	16	-	20	-	24			
		-	5	10	-	13	-	15			
t _w	clock pulse width HIGH or LOW			-	-	-	-	-	ns	2.0 3.0	Fig.5
t _w	master reset pulse width LOW			-	-	-	-	-	ns	2.0 3.0	Fig.6
t _{rem}	removal time MR to CP	-		-	-	-	-	-	ns	1.2 2.0 3.0	Fig.6
t _{su}	set-up time D _n to CP	-		-	-	-	-	-	ns	1.2 2.0 3.0	Fig.7
t _h	hold time D _n to CP	-		-	-	-	-	-	ns	1.2 2.0 3.0	Fig.7
f _{max}	maximum clock pulse frequency			-					ns	2.0 3.0	Fig. 5

AC WAVEFORMS




Fig.5 Waveforms showing the clock (CP) to output (Q_n) propagation delays, the clock pulse width, the output transition times and the maximum clock pulse frequency.




Fig.6 Waveforms showing master reset (\overline{MR}) pulse width, the master reset to output (Q_n) propagation delays and the master reset to clock (CP) removal time.




Fig.7 Waveforms showing the data set-up and hold times for the data input (D_n).

Note to Fig.7:

The shaded areas indicate when the input is permitted to change for predictable output performance.

Note to the AC waveforms

(1) $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.

Octal D-type transparent latch; 3-state

74LV373

FEATURES

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- 3-state non-inverting outputs for bus oriented applications
- Common 3-state output enable input
- Functionally identical to the '573'
- Output capability: bus driver
- I_{CC} category: MSI

DESCRIPTION

The 74LV373 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT373.

The 74LV373 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all internal latches.

The '373' consists of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the D_n inputs enters the latches. In this condition the latches are transparent, i.e. a latch output will change each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents of the eight latches are available at the outputs. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latches.

The '373' is functionally identical to the '573', but the '573' has a different pin arrangement.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay D _n to Q _n ; LE to Q _n	C _L = 50 pF V _{CC} = 3.3 V	12 15	ns
C _I	input capacitance		3.0	pF
C _{PD}	power dissipation capacitance per latch	notes 1 and 2	45	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
2. The condition is V_I = GND to V_{CC}.

ORDERING INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LV373N	20	DIL	plastic	DIL20/SOT146
74LV373D	20	SO	plastic	SO20/SOT163A

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1	OE	output enable input (active LOW)
2, 5, 6, 9, 12, 15, 16, 19	Q ₀ to Q ₇	3-state latch outputs
3, 4, 7, 8, 13, 14, 17, 18	D ₀ to D ₇	data inputs
10	GND	ground (0 V)
11	LE	latch enable input (active HIGH)
20	V _{CC}	positive supply voltage

Octal D-type transparent latch; 3-state

74LV373




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC logic symbol.




Fig.4 Functional diagram.




Fig.5 Logic diagram.

Octal D-type transparent latch; 3-state

74LV373

FUNCTION TABLE

OPERATING MODES	INPUTS			INTERNAL LATCHES	OUTPUTS
	\overline{OE}	LE	D_n		Q_0 to Q_7
enable and read register (transparent mode)	L	H	L	L	L
	L	H	H	H	H
latch and read register	L	L	l	L	L
	L	L	h	H	H
latch register and disable outputs	H	L	l	L	Z
	H	L	h	H	Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition

X = don't care

Z = high impedance OFF-state

DC characteristics for 74LV373

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

 I_{CC} category: MSI

AC characteristics for 74LV373

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)						UNIT	TEST CONDITIONS		
		+25			-40 to +85		-40 to +125		V_{CC} (V)	WAVEFORMS	
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.				MAX.
t_{PHL}/t_{PLH}	propagation delay D_n to Q_n	-	75	-	-	-	-	ns	1.2 2.0 3.0	Fig.6	
t_{PHL}/t_{PLH}	propagation delay LE to Q_n	-	90	-	-	-	-	ns	1.2 2.0 3.0	Fig.7	
t_{PZH}/t_{PZL}	3-state output enable time OE to Q_n	-	80	-	-	-	-	ns	1.2 2.0 3.0	Fig.9	
t_{PHZ}/t_{PLZ}	3-state output disable time OE to Q_n	-	65	-	-	-	-	ns	1.2 2.0 3.0	Fig.9	
t_{THL}/t_{TLH}	output transition time	-	25	-	-	-	-	ns	1.2 2.0 3.0	Fig. 6	
t_w	LE pulse width HIGH	-	-	-	-	-	-	ns	2.0 3.0	Fig.7	
t_{su}	set-up time D_n to LE	-	-	-	-	-	-	ns	1.2 2.0 3.0	Fig.9	
t_h	hold time D_n to LE	-	-	-	-	-	-	ns	1.2 2.0 3.0	Fig.9	

Octal D-type transparent latch; 3-state

74LV373

AC WAVEFORMS




Fig.6 Waveforms showing the input (D_n) to output (Q_n) propagation delays and the output transition times.




Fig.7 Waveforms showing the latch enable input (LE) pulse width, the latch enable input to output (Q_n) propagation delays and the output transition times.




Fig.8 Waveforms showing the 3-state enable and disable times




Fig.9 Waveforms showing the data set-up and hold times for the D_n input to the LE input.

Note to Fig.9:

The shaded areas indicate when the input is permitted to change for predictable output performance.

Note to the AC waveforms

(1) $V_M = 50\%$; $V_I = GND$ to V_{CC} .

Octal D-type flip-flop; positive edge-trigger; 3-state**74LV374****FEATURES**

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- 3-state non-inverting outputs for bus oriented applications
- 8-bit positive edge-triggered register
- Common 3-state output enable input
- Independent register and 3-state buffer operation
- Output capability: bus driver
- I_{CC} category: MSI

DESCRIPTION

The 74LV374 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT374.

The 74LV374 is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A clock (CP) and an output enable (\overline{OE}) input are common to all flip-flops.

The eight flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition.

When \overline{OE} is LOW, the contents of the eight flip-flops is available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance OFF-state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay CP to Q _n	C _L = 50 pF V _{CC} = 3.3 V	15	ns
f _{max}	maximum clock frequency		77	MHz
C _I	input capacitance		3.5	pF
C _{PD}	power dissipation capacitance per flip-flop	notes 1 and 2	17	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
2. The condition is V₁ = GND to V_{CC}.

ORDERING INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LV374N	20	DIL	plastic	DIL20/SOT146
74LV374D	20	SO	plastic	SO20/SOT163A
74LV374DB	20	SSOP	plastic	SSOP20/SOT339

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1	\overline{OE}	output enable input (active LOW)
2, 5, 6, 9, 12, 15, 16, 19	Q ₀ to Q ₇	3-state flip-flop outputs
3, 4, 7, 8, 13, 14, 17, 18	D ₀ to D ₇	data inputs
10	GND	ground (0 V)
11	CP	clock input (LOW-to-HIGH, edge-triggered)
20	V _{CC}	positive supply voltage

Octal D-type flip-flop; positive edge-trigger; 3-state

74LV374




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3. IEC logic symbol.




Fig.4 Functional diagram.




Fig.5 Logic diagram.

Octal D-type flip-flop; positive edge-trigger; 3-state

74LV374

FUNCTION TABLE

OPERATING MODES	INPUTS			INTERNAL FLIP-FLOPS	OUTPUTS Q ₀ to Q ₇
	\overline{OE}	CP	D _n		
load and read register	L	↑	l	L	L
	L	↑	h	H	H
load register and disable outputs	H	↑	l	L	Z
	H	↑	h	H	Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW CP transition

L = LOW voltage level

l = LOW voltage level one set-up time prior to the HIGH-to-LOW CP transition

Z = high impedance OFF-state

DC characteristics for 74LV374

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

I_{CC} category: MSI

AC characteristics for 74LV374

GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T _{amb} (°C)						UNIT	TEST CONDITIONS		
		+25			-40 to +85		-40 to +125		V _{CC} (V)	WAVEFORMS	
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.				MAX.
t _{PHL} /t _{PLH}	propagation delay CP to Q _n	-	90	-	-	-	-	-	1.2	Fig.6	
		-	30	45	-	56	-	68	2.0		
		-	18	27	-	34	-	41	3.0		
t _{PZH} /t _{PZL}	3-state output enable time \overline{OE} to Q _n	-	75	-	-	-	-	-	1.2	Fig.7	
		-	25	38	-	48	-	58	2.0		
		-	15	23	-	29	-	35	3.0		
t _{PHZ} /t _{PLZ}	3-state output disable time \overline{OE} to Q _n	-	70	-	-	-	-	-	1.2	Fig.7	
		-	27	38	-	57	-	68	2.0		
		-	18	25	-	36	-	43	3.0		
t _{THL} /t _{TLH}	output transition time	-	25	-	-	-	-	-	1.2	Fig. 6	
		-	8	16	-	20	-	24	2.0		
		-	5	10	-	13	-	15	3.0		
t _w	clock pulse width HIGH or LOW	18	12	-	23	-	28	-	2.0	Fig.6	
		11	7	-	14	-	17	-	3.0		
t _{su}	set-up time D _n to CP	-	25	-	-	-	-	-	1.2	Fig.8	
		13	8	-	17	-	20	-	2.0		
		8	5	-	10	-	12	-	3.0		
t _h	hold time D _n to CP	-	-2	-	-	-	-	-	1.2	Fig.8	
		-2	-2	-	-2	-	-2	-	2.0		
		-2	-2	-	-2	-	-2	-	3.0		
f _{max}	maximum clock pulse frequency	27	42	-	22	-	18	-	2.0	Fig.6	
		46	70	-	37	-	31	-	3.0		

Octal D-type flip-flop; positive edge-trigger; 3-state

74LV374

AC WAVEFORMS




Fig.6 Waveforms showing the clock (CP) to output (Q_n) propagation delays, the clock pulse width, output transition times and the maximum clock pulse frequency.




Fig.7 Waveforms showing the 3-state enable and disable times




Fig.8 Waveforms showing the data set-up and hold times for the D_n input to the CP input.

Note to Fig.8:

The shaded areas indicate when the input is permitted to change for predictable output performance.

Note to the AC waveforms

(1) $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.

Octal D-type transparent latch; 3-state**74LV573****FEATURES**

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors/microcomputer
- 3-state non-inverting outputs for bus oriented applications
- Common 3-state output enable input
- Functionally identical to the "563" and "373"
- Output capability: bus driver
- I_{CC} category: MSI

DESCRIPTION

The 74LV573 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable (\overline{OE}) are common to all internal latches.

The "573" consists of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the D_n inputs enter the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When \overline{OE} is LOW, the contents of the eight latches are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance OFF-state. Operation of the \overline{OE} input does not affect the state of the latches.

The "573" is functionally identical to the "563" and the "373", but the "563" has inverted outputs and the "373" has a different pin arrangement.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6.0 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay D _n to Q _n ; LE to Q _n	C _L = 15 pF V _{CC} = 3.3 V	14 15	ns
C _I	input capacitance		3.5	pF
C _{PD}	power dissipation capacitance per latch	notes 1 and 2	26	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
2. The condition is V_i = GND to V_{CC}.

ORDERING INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LV573N	20	DIL	plastic	DIL20/SOT146
74LV573D	20	SO	plastic	SO20/SOT163A
74LV573DB	20	SSOP	plastic	SSOP20/SOT339

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1	\overline{OE}	output enable input (active LOW)
2, 3, 4, 5, 6, 7, 8, 9	D ₀ to D ₇	data inputs
10	GND	ground (0 V)
11	LE	latch enable input (active HIGH)
19, 18, 17, 16, 15, 14, 13, 12	Q ₀ to Q ₇	data outputs
20	V _{CC}	positive supply voltage

Octal D-type transparent latch; 3-state

74LV573




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC logic symbol.




Fig.4 Functional diagram.




Fig.5 Logic diagram.

Octal D-type transparent latch; 3-state

74LV573

FUNCTION TABLE

OPERATING MODES	INPUTS			INTERNAL LATCHES	OUTPUTS
	\overline{OE}	LE	D_n		Q_0 to Q_7
enable and read register (transparent mode)	L	H	L	L	L
	L	H	H	H	H
latch and read register	L	L	l	L	L
	L	L	h	H	H
latch register and disable outputs	H	L	l	L	Z
	H	L	h	H	Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition

Z = high impedance OFF-state

DC characteristics for 74LV573

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

 I_{CC} category: MSI

AC characteristics for 74LV573

GND = 0 V; $t_r = t_f = 2.0$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)						UNIT	TEST CONDITIONS		
		+25			-40 to +85		-40 to +125		V_{CC} (V)	WAVEFORMS	
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.				MAX.
t_{PHL}/t_{PLH}	propagation delay D_n to Q_n	-	85	-	-	-	-	ns	1.2	Fig.6	
		-	28	42	-	52	-		63		2.0
		-	17	26	-	33	-		39		3.0
t_{PHL}/t_{PLH}	propagation delay LE to Q_n	-	90	-	-	-	-	ns	1.2	Fig.7	
		-	29	44	-	54	-		65		2.0
		-	18	27	-	34	-		41		3.0
t_{PZH}/t_{PZL}	3-state output enable time \overline{OE} to Q_n	-	80	-	-	-	-	ns	1.2	Fig.8	
		-	26	39	-	48	-		58		2.0
		-	16	24	-	30	-		36		3.0
t_{PHZ}/t_{PLZ}	3-state output disable time \overline{OE} to Q_n	-	80	-	-	-	-	ns	1.2	Fig.8	
		-	30	42	-	51	-		60		2.0
		-	20	28	-	34	-		40		3.0
t_{THL}/t_{TLH}	output transition time	-	35	-	-	-	-	ns	1.2	Fig.6	
		-	10	20	-	25	-		30		2.0
		-	7	15	-	19	-		23		3.0
t_W	LE pulse width HIGH	-	25	-	-	-	-	ns	1.2	Fig.7	
		25	8	-	32	-	38		-		2.0
		16	5	-	20	-	24		-		3.0
t_{su}	set-up time D_n to LE	-	20	-	-	-	-	ns	1.2	Fig.9	
		16	7	-	20	-	24		-		2.0
		10	4	-	13	-	15		-		3.0
t_h	hold time D_n to LE	-	5	-	-	-	-	ns	1.2	Fig.9	
		5	2	-	5	-	5		-		2.0
		5	1	-	5	-	5		-		3.0

Octal D-type transparent latch; 3-state

74LV573

AC WAVEFORMS




Fig.6 Waveforms showing the data input (D_n) to output (Q_n) propagation delays and the output transition times.




Fig.7 Waveforms showing the latch enable input (LE) pulse width, the latch enable input to output (Q_n) propagation delays and the output transition times.




Fig.8 Waveforms showing the 3-state enable and disable times




Fig.9 Waveforms showing the data set-up and hold times for the D_n input to the LE input.

Note to Fig.9:

The shaded areas indicate when the input is permitted to change for predictable output performance.

- Note: (1) $V_M = 0.6$ V at $V_{CC} = 1.2$ V.
 $V_M = 1.0$ V at $V_{CC} = 2.0$ V.
 $V_M = 1.5$ V at $V_{CC} = 3.0$ V.

Quad bilateral switches

74LV4066

FEATURES

- Optimized for Low Voltage applications: 1.2 to 6 V
- Very low "ON resistance: 25 Ω (typ.) at $V_{CC} = 4.5$ V
35 Ω (typ.) at $V_{CC} = 3.0$ V
65 Ω (typ.) at $V_{CC} = 2.0$ V
- Output capability: standard
- I_{CC} category: SSI

DESCRIPTION

The 74LV4066 is a low-voltage Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL).

The 74LV4066 has four independent analog switches. Each switch has two input/output terminals (nY, nZ) and an active HIGH enable input (nE). When nE is LOW the corresponding analog switch is turned off.

The 74LV4066 has an on resistance which is dramatically reduced in comparison with HC/HCT 4066.

FUNCTION TABLE

INPUTS	SWITCH
nE	
L	off
H	on

H = HIGH voltage level

L = LOW voltage level

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25^{\circ}\text{C}$; $t_r = t_f = 6$ ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PZH}/t_{PZL}	turn-on time nE to V_{os}	$C_L = 15$ pF $R_L = 1$ k Ω $V_{CC} = 3$ V	11	ns
t_{PHZ}/t_{PLZ}	turn-on time nE to V_{os}		13	ns
C_i	input capacitance		3.5	pF
C_{PD}	power dissipation capacitance per switch	notes 1 and 2	11	pF
C_s	maximum switch capacitances		8	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.
2. The condition is $V_i = \text{GND to } V_{CC}$

ORDERING AND PACKAGE INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LV4066N	14	DIL	plastic	DIL14/SOT27
74LV4066D	14	SO	plastic	SO14/SOT108A

PINNING

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 8, 11	1Y to 4Y	independent inputs/outputs
2, 3, 9, 10	1Z to 4Z	independent inputs/outputs
13, 5, 6, 12	1E to 4E	enable input (active HIGH)
7	GND	ground (0 V)
14	V_{CC}	positive supply voltage

Quad bilateral switches

74LV4066




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC Logic symbol.




Fig.4 Functional diagram.

Quad bilateral switches

74LV4066

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
V_{CC}	DC supply voltage	-0.5	+7.0	V	
$\pm I_{IK}$	DC digital input diode current	-	20	mA	for $V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V
$\pm I_{SK}$	DC switch diode current	-	20	mA	for $V_S < -0.5$ V or $V_S > V_{CC} + 0.5$ V
$\pm I_S$	DC switch current	-	25	mA	for -0.5 V $< V_S < V_{CC} + 0.5$ V
$\pm I_{CC}$; $\pm I_{GND}$	DC V_{CC} or GND current	-	50	mA	
T_{stg}	storage temperature range	-65	+150	°C	
P_{tot}	power dissipation per package plastic DIL	-	750	mW	for temperature range: -40 to +125 °C above +70 °C: derate linearly with 12 mW/K
	plastic mini-pack (SO)	-	500	mW	above +70 °C: derate linearly with 8 mW/K
P_S	power dissipation per switch	-	100	mW	

Note to the Ratings

To avoid drawing V_{CC} current out of terminal nZ, when switch current flows in terminal nY, the voltage drop across the bidirectional

switch must not exceed 0.4 V. If the switch current flows into terminal nZ, no V_{CC} current will flow out of terminal nY. In this case

there is no limit for the voltage drop across the switch, but the voltages at nY and nZ may not exceed V_{CC} or GND

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
V_{CC}	DC supply voltage	1.2	3.3	6.0	V	
V_I	DC input voltage range	GND	-	V_{CC}	V	
V_S	DC switch voltage range	GND	-	V_{CC}	V	
T_{amb}	operating ambient temperature range	-40	-	+85	°C	see DC and AC characteristics
T_{amb}	operating ambient temperature range	-40	-	+125	°C	see DC and AC characteristics
t_r, t_f	input rise and fall times	-	-	1000	ns	$V_{CC} = 1.2$ V $V_{CC} = 2.0$ V $V_{CC} = 3.0$ V $V_{CC} = 4.5$ V
		-	-	700		
		-	-	500		
		-	-	250		

Quad bilateral switches

74LV4066

Intentionally blank

8-stage shift-and-store bus register

74LV4094

FEATURES

- Optimized for Low Voltage applications: 1.2 to 3.6 V
- Output capability: standard
- I_{CC} category: MSI

APPLICATIONS

- Serial-to-parallel data conversion
- Remote control holding register

DESCRIPTION

The 74LV4094 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT4094.

The 74LV4094 is an 8-stage serial shift registers having a storage latch associated with each stage for strobing data from the serial input (D) to the parallel buffered 3-state outputs (QP₀ to QP₇). The parallel outputs may be connected to the common bus lines. Data is shifted on the positive-going clock (CP) transitions. The data in each shift register is transferred to the storage register when the strobe input (STR) is HIGH. Data in the storage register appears at the outputs whenever the output enable input (OE) signal is HIGH.

Two serial outputs (QS₁ and QS₂) are available for cascading a number of '4094' devices. Data is available at QS₁ on the positive-going clock edges to allow high-speed operation in cascaded systems in which the clock rise time is fast. The same serial information is available at QS₂ on the next negative going clock edge and is for cascading '4094' devices when the clock rise time is slow.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25°C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay	C _L = 15 pF V _{CC} = 3.3 V	15 13 20 18	ns
	CP to QS ₁			
	CP to QS ₁			
	CP to QP _n STR to QP _n			
f _{MAX}	maximum clock frequency		95	MHz
C _I	input capacitance		3.5	pF
C _{PD}	power dissipation capacitance per gate	V _{CC} = 3.3 V notes 1 and 2	83	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 Σ (C_L × V_{CC}² × f_o) = sum of the outputs.
2. The condition is V_i = GND to V_{CC}

ORDERING AND PACKAGE INFORMATION





TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LV4094N	16	DIL	plastic	DIL16/SOT38Z
74LV4094D	16	SO	plastic	SO16/SOT109A

PINNING

PIN NO.	SYMBOL	NAME AND FUNCTION
1	STR	strobe input
2	D	serial input
3	CP	clock input
4, 5, 6, 7, 14, 13, 12, 11	QP ₀ to QP ₇	parallel outputs
8	GND	ground (0 V)
9,10	QS ₁ , QS ₂	serial outputs
15	OE	output enable input
16	V _{CC}	positive supply voltage

8-stage shift-and-store bus register

74LV4094



8-stage shift-and-store bus register

74LV4094




Fig.5 Logic diagram.

FUNCTION TABLE


INPUTS				PARALLEL OUTPUT		SERIAL OUTPUTS	
CP	OE	STR	D	QP ₀	QP _n	QS ₁	QS ₂
↑	L	X	X	Z	Z	Q' ₆	NC
↓	L	X	X	Z	Z	NC	QP ₇
↑	H	L	X	NC	NC	Q' ₆	NC
↑	H	H	L	L	QP _{n-1}	Q' ₆	NC
↑	H	H	H	H	QP _{n-1}	Q' ₆	NC
↓	H	H	H	NC	NC	NC	QP ₇

H = HIGH voltage level
 L = LOW voltage level
 X = don't care
 Z = high impedance OFF-state
 NC = no change

↑ = LOW-to-HIGH CP transition
 ↓ = HIGH-to-LOW CP transition
 Q'₆ = the information in the seventh register stage is transferred to the 8th register stage and QS_n output at the positive clock edge.

8-stage shift-and-store bus register

74LV4094



8-stage shift-and-store bus register

74LV4094

DC characteristics for 74LV4094

For the DC characteristics see chapter "LV family characteristics", section "Family specifications".

Output capability: standard





 I_{CC} category: MSI**AC characteristics for 74LV4094**GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)							UNIT	TEST CONDITIONS	
		+25			-40 to +85		-40 to +125			V_{CC} (V)	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	propagation delay CP to QS_1	-	90	-	-	-	-	-	ns	1.2	Fig.7
		-	30	45	-	57	-	68		2.0	
t_{PHL}/t_{PLH}	propagation delay CP to QS_2	-	80	-	-	-	-	-	ns	1.2	Fig.7
		-	27	40	-	50	-	60		2.0	
t_{PHL}/t_{PLH}	propagation delay CP to QP_n	-	115	-	-	-	-	-	ns	1.2	Fig.7
		-	38	58	-	73	-	88		2.0	
t_{PHL}/t_{PLH}	propagation delay STR to QP_n	-	23	35	-	44	-	53	ns	3.0	Fig.8
		-	105	-	-	-	-	-		1.2	
t_{PHL}/t_{PLH}	propagation delay STR to QP_n	-	35	53	-	67	-	80	ns	2.0	Fig.8
		-	21	32	-	40	-	48		3.0	
t_{PZH}/t_{PZL}	3-state output enable time OE to QP_n	-	100	-	-	-	-	-	ns	1.2	Fig.7
		-	33	50	-	63	-	75		2.0	
t_{PHZ}/t_{PLZ}	3-state output disable time OE to QP_n	-	20	30	-	38	-	45	ns	3.0	Fig.8
		-	55	-	-	-	-	-		1.2	
t_{PHZ}/t_{PLZ}	3-state output disable time OE to QP_n	-	21	30	-	37	-	43	ns	2.0	Fig.8
		-	15	20	-	24	-	28		3.0	
t_{THL}/t_{TLH}	output transition time	-	25	-	-	-	-	-	ns	1.2	Fig.5
		-	8	16	-	20	-	24		2.0	
t_w	clock pulse width HIGH or LOW	-	5	-	-	-	-	-	ns	3.0	Fig.5
		13	8	-	17	-	20	-		2.0	
t_w	strobe pulse width; HIGH	8	5	-	10	-	12	-	ns	3.0	Fig.6
		13	8	-	17	-	20	-		2.0	
t_{su}	set-up time D to CP	-	25	-	-	-	-	-	ns	1.2	Fig.10
		13	8	-	17	-	20	-		2.0	
t_{su}	set-up time CP to STR	8	5	-	10	-	12	-	ns	3.0	Fig.8
		-	50	-	-	-	-	-		1.2	
t_{su}	set-up time CP to STR	25	17	-	32	-	38	-	ns	2.0	Fig.8
		15	10	-	19	-	23	-		3.0	
t_h	hold time D to CP	3	-10	-	3	-	3	-	ns	1.2	Fig.10
		3	-3	-	3	-	3	-		2.0	
t_h	hold time D to CP	3	-2	-	3	-	3	-	ns	3.0	Fig.8
		0	-25	-	0	-	0	-		1.2	
t_h	hold time CP to STR	0	-8	-	0	-	0	-	ns	2.0	Fig.8
		0	-5	-	0	-	0	-		3.0	
f_{max}	maximum clock pulse frequency	35	52	-	28	-	23	-	MHz	2.0	Fig.8
		58	87	-	46	-	39	-		3.0	

8-stage shift-and-store bus register

74LV4094

AC WAVEFORMS




Note to Fig.10


The shaded areas indicate when the input is permitted to change for predictable output performance.

(1) $V_M = 50\%$; $V_I = GND$ to V_{CC} .


14-Lead dual in-line; plastic; SOT27




14-Lead mini-pack; plastic; SOT108A




16-Lead dual in-line; plastic; SOT38Z




16-Lead mini-pack; plastic; SOT109A




20-Lead dual in-line; plastic; SOT146




20-Lead mini-pack; plastic; SOT163A



24-Lead mini-pack; plastic; SOT137A



28-Lead mini-pack; plastic; SOT136A



SOLDERING

Plastic dual in-line

BY DIP OR WAVE

The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 s. The total contact time of successive solder waves must not exceed 5 s.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 °C, it must not be in contact for more than 10 s; if between 300 and 400 °C, for not more than 5 s.

Plastic mini-packs

BY WAVE

During placement and before soldering, the component must be fixed with a droplet of adhesive. After curing the adhesive, the component can be soldered. The adhesive can be applied by screen printing, pin transfer or syringe dispensing.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder bath is 10 s, if allowed to cool to less than 150 °C within 6 s. Typical dwell time is 4 s at 250 °C.

A modified wave soldering technique is recommended using two solder waves (dual-wave), in which a turbulent wave with high upward pressure is followed by a smooth laminar wave. Using a mildly-activated flux eliminates the need for removal of corrosive residues in most applications.

BY SOLDER PASTE REFLOW

Reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. Dwell times vary between 50 and 300 s according to method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 min at 45 °C.

REPAIRING SOLDERED JOINTS (BY HAND-HELD SOLDERING OR PULSE-HEATED SOLDER TOOL)

Fix the component by first soldering two diagonally opposite, end pins. Apply the heating tool to the flat part of the pin only. Contact time must be limited to 10 s at up to 300 °C. When using proper tools, all other pins can be soldered in one operation within 2 to 5 s between 270 and 320 °C. (Pulse-heated soldering is not recommended for SO packages.)

For pulse-heated solder tool (resistance) soldering of VSO packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement.

NOTES

NOTES

NOTES

NOTES

DATA HANDBOOK SYSTEM

INTRODUCTION

Our data handbook system comprises more than 65 books with subjects including electronic components, subassemblies and magnetic products. The handbooks are classified into seven series:

INTEGRATED CIRCUITS;
DISCRETE SEMICONDUCTORS;
DISPLAY COMPONENTS;
PASSIVE COMPONENTS;
PROFESSIONAL COMPONENTS;
MAGNETIC PRODUCTS;
LIQUID CRYSTAL DISPLAYS.

Data handbooks contain all pertinent data available at the time of publication and each is revised and reissued regularly.

Loose data sheets are sent to subscribers to keep them up-to-date on additions or alterations made during the lifetime of a data handbook.

Catalogues are available for selected product ranges (some catalogues are also on floppy discs).

For more information about data handbooks, catalogues and subscriptions, contact one of the organizations listed on the back cover of this handbook. Product specialists are at your service and enquiries are answered promptly.

INTEGRATED CIRCUITS

IC01	Semiconductors for Radio and Audio Systems
IC02	Semiconductors for Television and Video Systems
IC03	Semiconductors for Telecom Systems
IC04	CMOS HE4000B Logic Family
IC05	Advanced Low-power Schottky (ALS) Logic Series
IC06	High-speed CMOS Logic Family
IC08	ECL 100K ECL Logic Family
IC10	Memories
IC11	General Purpose/Linear ICs
IC12	Display Drivers and Microcontroller Peripherals

INTEGRATED CIRCUITS (continued)

IC13	Programmable Logic Devices (PLD)
IC14	8048-based 8-bit Microcontrollers
IC15	FAST TTL Logic Series
IC16	ICs for Clocks and Watches
IC18	Semiconductors for In-Car Electronics and General Industrial Applications
IC19	Semiconductors for Datacom: LANs, UARTs, Multi-Protocol Controllers and Fibre Optics
IC20	8051-based 8-bit Microcontrollers
IC21	68000-based 16-bit Microcontrollers
IC22	ICs for Multi-Media Systems
IC23	QUBIC Advanced BiCMOS Interface Logic ABT, MULTIBYTE™
IC24	Low Voltage CMOS Logic

DISCRETE SEMICONDUCTORS

SC01	Diodes
SC02	Power Diodes
SC03	Thyristors and Triacs
SC04	Small Signal Transistors
SC05	Low-frequency Power Transistors and Hybrid IC Power Modules
SC06	High-voltage and Switching Power Transistors
SC07	Small-signal Field-effect Transistors
SC08a	RF Power Bipolar Transistors
SC08b	RF Power MOS Transistors
SC09	RF Power Modules
SC10	Surface Mounted Semiconductors
SC12	Optocouplers
SC13	PowerMOS Transistors
SC14	Wideband Transistors and Wideband Hybrid IC Modules
SC15	Microwave Transistors
SC16	Wideband Hybrid IC Modules
SC17	Semiconductor Sensors

DISPLAY COMPONENTS

- DC01 Colour Display Components
Colour TV Picture Tubes and Assemblies
Colour Monitor Tube Assemblies
- DC02 Monochrome Monitor Tubes and Deflection Units
- DC03 Television Tuners, Coaxial Aerial Input Assemblies
- DC04 Loudspeakers
- DC05 Flyback Transformers, Mains Transformers and General-purpose FXC Assemblies

PASSIVE COMPONENTS

- PA01 Electrolytic Capacitors
- PA02 Varistors, Thermistors and Sensors
- PA03 Potentiometers and Switches
- PA04 Variable Capacitors
- PA05 Film Capacitors
- PA06 Ceramic Capacitors
- PA07 Quartz Crystals for Special and Industrial Applications
- PA08 Fixed Resistors
- PA10 Quartz Crystals for Automotive and Standard Applications
- PA11 Quartz Oscillators

PROFESSIONAL COMPONENTS

- PC01 High-power Klystrons and Accessories
- PC02 Cathode-ray Tubes
- PC03 Geiger-Müller Tubes
- PC04 Photo Multipliers
- PC05 Plumbicon Camera Tubes and Accessories
- PC06 Circulators and Isolators
- PC07 Vidicon and Newvicon Camera Tubes and Deflection Units
- PC08 Image Intensifiers
- PC09 Dry-reed Switches
- PC11 Solid-state Image Sensors and Peripheral Integrated Circuits
- PC12 Electron Multipliers

MAGNETIC PRODUCTS

- MA01 Soft Ferrites
- MA02 Permanent Magnets
- MA03 Piezoelectric Ceramics
Specialty Ferrites

LIQUID CRYSTAL DISPLAYS

- LCD01 Liquid Crystal Displays and Driver ICs for LCDs

Philips Semiconductors – a worldwide company

Argentina IEROD, Juramento 1.991 - 14'B, 1428 Buenos Aires,
Tel. (541)786-76-35, Fax. (541)786-93-67

Australia 34 Waterloo Road, NORTH RYDE, NSW 2113,
Tel. (02)805 4455, Fax. (02)805 4466

Austria Triester Str. 64, 1101 WIEN,
Tel. (0222)60 101-0, Fax. (0222)60 101-1975

Belgium 80 Rue Des Deux Gares, B-1070 BRUXELLES,
Tel. (02)525 6111, Fax. (02)525 7246

Brazil Rua do Rocio 220, SAO PAULO-SP, CEP 04552,
P.O. Box 7383-CEP 01051,
Tel. (011)829-1166, Fax. (011)829-1849

Canada DISCRETE SEMICONDUCTORS: 601 Milner Ave,
SCARBOROUGH, ONTARIO, M1B 1M8, Tel. (416)292-5161
INTEGRATED CIRCUITS: 1 Eva Road, Suite 411, ETOBICOKE,
Ontario, M9C 4Z5, Tel. (416)626-6676

Chile Av. Santa Maria 0760, SANTIAGO,
Tel. (02)77 38 16

Colombia Carrera 21 No. 56-17, BOGOTA, D.E., P.O. Box 77621,
Tel. (01)249 7624

Denmark Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S,
Tel. (32)88 3333, Fax. (32)96 0125

Finland Sinikalliontie 3, SF-02630 ESPOO,
Tel. 358-0-52061, Fax. 358-0-520971

France 117 Quai du Président Roosevelt, 92134 ISSY-LES-
MOULINEAUX Cedex,
Tel. (01)409 38 000, Fax. (01)409 38 127

Germany Burchardstrasse 19, D-2 HAMBURG 1,
Tel. (040)3296-0, Fax. (040)3296 213

Greece No. 15, 25th March Street, GR 17778 TAVROS,
Tel. (01)4894 339/4894 911

Hong Kong 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG,
Tel. (0)42 45 121, Fax. (0)48 06 960

India PEICO ELECTRONICS & ELECTRICALS LTD.,
Components Dept., Shivsagar Estate, Block 'A',
Dr. Annie Besant Rd., Worli, BOMBAY-400 018,
Tel. (022)49 38 541, Fax. (022)49 41 595

Indonesia Philips House, Jalan H.R. Rasuna Said Kav. 3-4,
JAKARTA 12950, Tel. (021)5201122, Fax. (21)5205189
P.O. Box 4252, JAKARTA 12042

Ireland Newstead, Clonskeagh, DUBLIN 14,
Tel. (01)69 33 55, Fax. (01)69 78 56

Italy V. Le F. Testi, 327, 20162-MILANO,
Tel. (02)6752 2642, Fax. (02)6752 2648

Japan Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKIO 108,
Tel. (03)3740 5101, Fax. (03)3740 0 570

Korea (Republic of) Philips House, 260-199 Itaewon-dong,
Yongsan-ku, SEOUL, Tel. (02)794-5011, Fax. (02)798-8022

Malaysia No. 76 Jalan Universiti, 46200 PETALING JAYA,
SELANGOR, Tel. (03)7755 1088, Fax. (03)757 4880

Mexico Paseo Triunfo de la Republica, No. 215 Local 5, Cd Juarez
CHI HUA HUA 32340, Tel. (16) 18-67-01/18-67-02

Netherlands Postbus 90050, 5600 PB EINDHOVEN,
Tel. (040)78 37 49, Fax. (040)78 83 99

New Zealand 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,
Tel. (09)894-160, Fax. (09)897-811

Norway Box 1, Manglerud 0612, OSLO,
Tel. (02)74 8000, Fax. (02)74 8341

Pakistan Philips Markaz, M.A. Jinnah Rd., KARACHI-3,
Tel. (021)725 772

Peru Carretera Central 6.500, LIMA 3, Apartado 5612,
Tel. (14)35 00 59

Philippines PHILIPS SEMICONDUCTORS PHILIPPINES Inc,
106 Valero St. Salcedo Village, P.O. Box 911, MAKATI,
Metro MANILA, Tel. (2)810-0161, Fax. (2)817 3474

Portugal Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex,
Tel. (019)68 31 21, Fax. (019)65 80 13

Singapore Lorong 1, Toa Payoh, SINGAPORE 1231,
Tel. 3502 000, Fax. 25 16 500

South Africa 195-215 Main Road, JOHANNESBURG 2000,
P.O. Box 7430, Tel. (011)8893 911, Fax. (011)8893 191

Spain Balmes 22, 08007 BARCELONA,
Tel. (03)301 63 12, Fax. (03)301 42 43

Sweden Tegeluddsvägen 1, S-11584 STOCKHOLM,
Tel. (0)8-7821 000, Fax. (0)8-782 9002

Switzerland Allmendstrasse 140-142, CH-8027 ZÜRICH,
Tel. (01)488 22 11, Fax. (01)482 85 95

Taiwan 581 Min Sheng East Road, P.O. Box 22978,
TAIPEI 10446, Tel. (2)509 7666, Fax. (2)500 5899

Thailand PHILIPS ELECTRICAL Co. of THAILAND Ltd.,
60/14 MOO 11, Bangna - Trad Road Km. 3
Prakanong, BANGKOK 10260,
Tel. (2)399-3280 to 9, (2)398-2083, Fax. (2)398-2080

Turkey Talatpasa Cad. No. 5, 80640 LEVENT/ISTANBUL,
Tel. (01)179 2770, Fax. (01)169 3094

United Kingdom Philips Semiconductors Limited, P.O. Box 65,
Philips House, Torrington Place, LONDON, WC1E 7HD,
Tel. (071)436 41 44, Fax. (071)323 03 42

United States INTEGRATED CIRCUITS:
811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. (800)227-1817, Ext. 900, Fax. (408)991-3581
DISCRETE SEMICONDUCTORS: 2001 West Blue Heron Blvd.,
P.O. Box 10330, RIVIERA BEACH, FLORIDA 33404,
Tel. (407)881-3200, Fax. (407)881-3300

Uruguay Coronel Mora 433, MONTEVIDEO,
Tel. (02)70-4044

Venezuela Calle 6, Ed. Las Tres Jotas, CARACAS, 1074A,
App. Post. 78117, Tel. (02)241 75 09

Zimbabwe 62 Mutare Road, HARARE, P.O. Box 994,
Tel. 47 211

For all other countries apply to: Philips Semiconductors,
International Marketing and Sales, Building BAF-1,
P.O. Box 218, 5600 MD, EINDHOVEN, The Netherlands,
Telex 35000 phtcnl, Fax. +31-40-724825

SCD10

© Philips Export B.V. 1992

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

Date of release: 9-92

9398 652 26011

Philips Semiconductors



PHILIPS